Low-Power Class-AB CMOS Voltage Feedback Current Operational Amplifier with Tunable Gain and Bandwidth

Fermin Esparza-Alfaro, Salvatore Pennisi, Senior Member, IEEE, Gaetano Palumbo, Fellow, IEEE and Antonio J. Lopez-Martin, Senior Member, IEEE

Abstract—A CMOS class AB variable gain Voltage Feedback Current Operational Amplifier (VFCOA) is presented. The implementation is based on class AB second generation current conveyors and exploits an electronically tunable transistorized feedback network. The circuit combines high linearity, low power consumption and variable gain range from 0 to 24 dB with nearly constant bandwidth, tunable from 1 to 3 MHz. A prototype has been fabricated in a 0.5-µm technology and occupies a total area of 0.127 mm². The VF COA operates using a 3.3-V supply with static power consumption of 280.5 µW. Measurements for maximum gain configuration show a dynamic range (1% THD@300kHz) of 87.5 dB and a THD lower than -40dB for an output current 23 times the bias current.

Index Terms—CMOS analog integrated circuits, voltage feedback operational amplifier, current mode, class AB, current amplifier, quasi-floating gate transistor, current mirror, current conveyor, operational amplifiers.

I. INTRODUCTION

The most popular analog building block is the Voltage Operational Amplifier (VOA). Because of the wide variety of achievable transfer functions, it is used to implement high complexity circuits such as filters, amplifiers, A/D and D/A converters, V-I/I-V converters, etc. [1]-[3]. When designing wideband circuits, the main VOA limitation is its constant gain-bandwidth product. On the other hand, the Current Feedback Voltage Operational Amplifier (CFVOA) has constant bandwidth independent of the gain [4]-[7].

Since some sensors and transducers provide an output signal in current form, it is desirable in these cases to process the signal directly in the current mode (CM) domain. High-performance implementations of the CM equivalents of the VOA and CFVOA, (named Current operational amplifier, COA [8]-[9] and Voltage Feedback Current Operational Amplifier, VF COA [10]-[12], respectively) are therefore required. Note that being COAs the CM counterpart of VOAs, they are still bounded to the constant gain bandwidth product. Instead, the VF COA combines the constant bandwidth property with the possibility of using non-linear resistors in the feedback loop without penalty in the overall circuit linearity [13], becoming a very interesting option for designing wideband circuits.

In this paper a novel low-power class AB VF COA with transistorized feedback network is presented. Section II introduces its basic operation. The proposed implementation is shown in Section III, followed by the experimental results in Section IV. Conclusions are drawn in Section V.

II. VOLTAGE FEEDBACK CURRENT OPERATIONAL AMPLIFIER

A. General considerations

The VF COA can be modeled as a single-ended input differential-output current controlled current source, where the input and positive output terminal are low impedance nodes and the negative output terminal is a high impedance node. Fig. 1 shows the VF COA’s symbol and equivalent circuit with the feedback configuration used to achieve accurate current gain. Main properties of this amplifier will be outlined below.

The VF COA can be represented with the block diagram in Fig. 1b made up of a trans-impedance amplifier and a current follower. The trans-impedance amplifier converts the input current into a voltage, \( V_{i} \). The current follower senses the current driven by the trans-impedance amplifier and mirrors it to the negative output terminal.

According to the Rosenstark formulation [14], the exact closed-loop current gain, \( G_{F} \), is related to the return ratio, \( T \), the asymptotic gain, \( G_{\infty} \), and the direct transmission gain, \( G_{o} \):

\[
G_{F} = G_{\infty} \frac{T}{1+T} + G_{o} \frac{1}{1+T}
\]  
(1)

All these quantities must be calculated with respect to one controlled source within the feedback amplifier (in this case the current controlled voltage source). The asymptotic gain, \( G_{\infty} \), is given by

\[
G_{\infty} = \left. \frac{i_{out}}{i_{in}} \right|_{Z_{f} \to \infty} = 1 + \frac{R_{s}}{R_{1}}
\]  
(2)

Copyright (c) 2014 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending an email to pubs-permissions@ieee.org

Manuscript received; This work has been supported in part by the Spanish Dirección General de Investigación under grant TEC2010-21563-C02-01/MIC.

Fermin Esparza-Alfaro and Antonio J. Lopez-Martin are with the Department of Electrical and Electronic Engineering, Public University of Navarra, 31006 Pamplona, Spain (e-mail: fermin.esparza@unavarra.es; antonio.lopez@unavarra.es).

Salvatore Pennisi and Gaetano Palumbo are with the Dipartimento di Ingegneria Eletrica Elettronica e Informatica (DIEEI), University of Catania, Catania 1-95125, Italy (e-mail: spennisi@dieei.unict.it; gpalumbo@dieei.unict.it).
where $R_1$ and $R_2$ are the feedback network resistors.

The return ratio $T$ results to be

$$T(s) = \frac{Z_f(s)R_1}{(R_2 + r_i)(R_1 + r_o^+)}$$

$$= \frac{r_i + r_o^+ G_o + R_2}{R_2 + \frac{r_o^+}{R_2} (G_o - 1)}$$

The forward gain $G_o$ is lower than 1 and, being divided by $1 + T$ in (1), is negligible.

If $R_1, R_2 >> r_i, r_i^+$, $T(s)$ can be approximated as

$$T(s) \approx \frac{Z_f(s)}{R_2}$$

and the closed loop bandwidth $\omega_{CL}$ expressed as a function of the open loop bandwidth, $\omega_{OL}$, is

$$\omega_{CL} = (1 + T(0))\omega_{ol} \approx T(0)\frac{Z_f(0)\omega_{ol}}{R_2}$$

Comparing (2) and (5), we see that while the asymptotic gain depends on both feedback network elements ($R_1$ and $R_2$), the closed loop bandwidth only depends on $R_2$. Therefore, this system behaves like a CFVOA with constant closed-loop bandwidth provided that different gains are set by changing $R_1$ alone.

Finally, it is worth mentioning that another advantage of VFCOAs is the possibility of using non-linear resistors in the feedback loop without worsening the linearity of the system [13]. This is possible because the virtual ground at the input enforces equal voltage drops across both resistors, allowing cancellation of nonlinear terms.

![Fig. 1. The VFCOA: (a) symbol, (b) equivalent circuit with typical feedback configuration for accurate current gain.](image)

**B. Feedback resistors design**

If the feedback resistors $R_1$ and $R_2$ are simultaneously changed in such a way that their ratio $R_2/R_1$ remains constant, the asymptotic gain (i.e., the ideal gain) in (2) remains constant, but return ratio in (3) goes through a maximum. This maximum occurs for two optimum values of $R_1$ and $R_2$ so that

$$R_{1, opt} R_{2, opt} = r_i r_o^+$$

(6)

thus, evaluating $R_2$ from (2) and substituting into (6) we get

$$R_{1, opt} = \sqrt{\frac{r_i r_o^+}{G_o - 1}}$$

$$R_{2, opt} = \sqrt{r_o^+ (G_o - 1)}$$

(7)

This means that for any $G_o$, there is a different optimum setting of $R_1$ (and $R_2$). It is hence apparent that there is no possibility to set a constant $R_2$ for different $G_o$ while maximizing the return ratio. Moreover, the resulting value of $R_{1, opt}$ is not practical because it is in general too small (for instance, if $r_i = r_o = 50\Omega$ and $G_o = 11$, then $R_{1, opt}$ is around $16 \Omega$).

The use of non optimum resistances determines a return ratio reduction with respect to the maximum return ratio, $T_{MAX}(s)$.

$$T_{MAX}(s) = \frac{Z_f(s)}{r_i + r_o^+ G_o + 2r_i r_o^+ (G_o - 1)}$$

given by

$$\frac{T(s)}{T_{MAX}(s)} = \frac{1 + r_o^+ G_o + \frac{r_o^+}{r_i} (G_o - 1)}{1 + \frac{r_o^+}{r_i} G_o + \frac{r_o^+}{r_2} G_o + \frac{r_o^+}{r_2} (G_o - 1)}$$

(9)

Relationship (9) is plotted in Fig. 2, where the reduction is expressed in dB versus $R_2/r_i$ for four different asymptotic gains ($r_i = r_o$) assumed for simplicity.

As expected, the return ratio reduction, from its minimum value, increases with $R_2/r_i$ and is greater for lower closed-loop gains. A tradeoff must hence be met to avoid excessive loop gain reduction while obtaining a nearly constant closed loop bandwidth. From Fig. 2, it is seen that an acceptable maximum loop gain reduction less than 15 dB is obtained by choosing $R_2/r_i = 20$ (for instance, if $r_i = 50\Omega$, $R_2 = 1k\Omega$ can be set).

![Fig. 2. $T/T_{MAX}$ versus $R_2/r_i$ for different values of $G_o$.](image)

**III. THE DESIGNED CIRCUIT**

**A. Block diagram**

Fig. 3 shows the block diagram of a VFCCOA designed using the most versatile current mode circuit: the second generation current conveyor (CCII+) [15]-[17], a three port network whose mathematical relationship between the X,Y, and Z terminals is represented by the following equation.

$$\begin{bmatrix}
I_Y \\
V_X \\
I_Z
\end{bmatrix} = \begin{bmatrix}
0 & 0 & 0 \\
1 & 0 & 0 \\
0 & \pm 1 & 0
\end{bmatrix} \begin{bmatrix}
V_Y \\
I_X \\
V_Z
\end{bmatrix}$$

(10)

where $I_Z = +I_X$ and $I_Z = -I_X$ represent the CCII+ and

1 A low $r_i$ value causes both poor matching with $R_2$ and large output offset current, $V_o/R_o$, where $V_o$ is the input offset voltage.
CCII+, respectively (note that positive currents are considered the ones “entering” into the node).

The transimpedance amplifier is implemented by CCII$_1$+ and resistor $R_f$. Terminal $Y_1$ is connected to a proper DC voltage for biasing purposes (ground if a dual supply voltage is used), which is replicated at the virtual ground terminal $X_1$. The current entering terminal $X_1$ is mirrored to terminal $Z_1$. As $Z_1$ is connected to the compensation capacitor $C$, and node $Y_2$ has very high impedance (ideally infinite, usually that of a MOS gate terminal), the $Z_1$ output current is driven to the parallel equivalent of the output impedance of $Z_1$, $R_f$ and $C$. Considering dominant pole behavior in the CCII$_1$+, the voltage at node $Z_1$ is

$$V_{Z1}(s) = -I_{in} \frac{R_f}{1 + sR_fC} \quad (11)$$

Subsequently, the voltage follower inside CCII$_1$± copies $V_{Z1}(s)$ from $Y_2$ to $X_2$. The cutoff frequency of this voltage follower sets the feedback-loop second pole, which should be much higher than the dominant pole in order to have enough phase margin and keep the loop stable. For this reason, CCII$_1$±’s voltage follower bandwidth becomes an important design parameter. The only way to achieve high current driving capability while maintaining low power consumption is using a class AB topology [18, 19].

B. Implementation

Fig. 4 shows the class AB CCII+ implementation. It was presented as a current mirror in [20], but it will be shown that it can also be used as a CCII+. The circuit combines very low input impedance at node X, very high output impedance at node Z, ideally infinite input impedance at node Y, low power consumption and high linearity and current capability. The structure is based on the typical wide-swing cascode NMOS current mirror, which was chosen since it increases both linearity and output resistance. Although there are output stages capable of achieving higher output resistance and linearity [8], [21], [22], they are less power efficient.

The class AB operation is achieved transforming the PMOS static bias current circuit $M_{P1,2}$ into a quasi-floating gate (QFG) dynamic bias current mirror [20]. The DC voltage at the gates of $M_{P1,3}$ is equal because there is no DC current going through capacitor $C_{bat}$, therefore, the DC voltage drop across $R_{large}$ is zero. Thus in DC $C_{bat}$ and $R_{large}$ have no effect, and $M_{P1,2}$ act as conventional current sources of value $I_b$. This way the static currents are accurately set and can be made very low. Under dynamic operation, the voltage swing at $M_{N1,2}$’s gate is transferred to $M_{P1,2}$’s gate through the high pass filter formed by $C_{bat}$ and $R_{large}$. Using the $R_{large}$ implementation shown in the inset of Fig. 4 (PMOS transistor in cutoff region) extremely high resistance values can be achieved, obtaining a cutoff frequency below 1 Hz. Thus in practice $C_{bat}$ acts as a floating battery in AC, transferring any AC signal. This can lead to currents in $M_{P2}$ much larger than $I_b$, achieving class AB operation. For more information about this technique the reader is referred to [20].

The error amplifier in the input loop, $A$, is used to create a virtual ground at the input $X$ with DC input voltage accurately set by the DC voltage at node $Y$. Input resistance at node $X$ and output resistance at node $Z$ are given by

$$r_{inX} = g_{mCPI}d_{dsP}f_{dsCN} \approx \frac{1}{A_{mN1}} \quad (12)$$

$$r_{outZ} = g_{mCN2}f_{dsN2}f_{dsCN2} \approx g_{mCP2}f_{dsP2}f_{dsCP2} \quad (13)$$

With suitable dimensioning and biasing, values around 50Ω and 10MΩ for $r_{inX}$ and $r_{outZ}$ respectively are easy to achieve. Fig. 4 also shows how Miller compensation is employed to stabilize the loop.

Fig. 5 shows the error amplifier used in CCII+. The well-known differential pair with active load has been chosen due to its simplicity and low current requirements. It provides a gain $A$, equal to $g_{mP}(r_{dxP}/r_{inX})$. A similar solution is adopted for the implementation of CCII2.

C. The Feedback Network

As mentioned above, it is possible to use non-linear elements in the feedback network without degrading the circuit linearity [13]. Fig. 6 shows the feedback network used in this work. Transistors $M_{SW}$ are used as switches, while transistors $M_{PR1,2}$ are used as active resistors. If $M_{PR1,2}$ are matched and biased by $V_R$, their equivalent resistance $R(V_R)$ is equal. Therefore, $R_2 = R(V_R)$ and $R_1 = R(V_R)/n$, where $n$ (2) Due to the larger switching transistors, a slightly lower capacitance at node $X_2$ (Fig. 3) is obtained by exchanging the position of $M_{B1}$ with $M_{P4}$.
The harmonic distortion for a 300-kHz input signal is shown for minimum and maximum gain in Figs. 9 and 10, respectively (being the amplifier loaded with $R_L=5.6 \, \text{k}\Omega$). As it can be seen, as usual in single-ended circuits, HD2 dominates over HD3. Class AB operation and high linearity can be appreciated by the fact that output total harmonic distortion is less than -40dB for output current amplitudes up to $I_B$ for minimum gain and 23$I_B$ in maximum gain configuration. Fig. 11 shows the step response of the VFCOA for maximum and minimum gain. Finally, Table I reports a comparison of the circuit performance parameters with those of the other two existing fabricated designs reported. Note that due to the class AB operation, this proposal achieves similar settling performance with less power consumption. Table II shows additional measurement results.

**IV. MEASUREMENT RESULTS**

The proposed VFCOA has been fabricated in a 0.5-µm CMOS technology. $C_{\text{lin}}$, $C_C$ and $C_{\text{MC}}$ were implemented as poly-poly capacitors with a nominal value of 1pF, 18pF and 1.5pF respectively. Resistors $R_{\text{large}}$ ($M_{PR}$) were implemented with minimum-size PMOS transistors (1.5µm/0.6µm) and $R_{\text{MC}}$ has a nominal value of 2.5kΩ. The rest of the transistor’s dimensions W/L (in µm/µm) were: 100/0.6 ($M_{P1}, M_{P2}, M_{P3}, M_{CN1}, M_{CN2}$) 200/0.6 ($M_{CP1}, M_{CP2}, M_{CP3}$) 60/1 ($M_{N1}, M_{N2}, M_{N3}, M_{N4}$), 100/1 ($M_{P4}, M_{P5}$), 50/0.6 ($M_{SW}$) and 13.5/1 ($M_{PR1}, M_{PR2}$).

Bias currents $I_B$ and $I_{R1}$ have been implemented as wide swing cascode current sources with a nominal value of 10µA and 5 µA respectively. The supply voltage was 3.3V achieving a total static power consumption of 280.5µW. The total silicon area occupied by the whole circuit was 0.127mm², where the VFCOA and feedback network areas were 296×380 µm² and 285×50 µm² respectively. In Fig. 7 the VFCOA die microphotograph is shown.

Preliminary simulations showed a loop gain of 76 dB, gain-bandwidth product of 5.6 MHz with a phase margin of 60°. Input resistance was 53Ω and resistance $R_2$ was set nominally to 3500Ω.

Figure 8 shows the measured VFCOA’s magnitude response for different gain configurations. As it can be seen, the amplification range goes from 0 up to 23.63 dB with the bandwidth ranging from 1.8 MHz to 2.9MHz for minimum and maximum gain respectively.

Measurement results also show that the bandwidth can be tuned between 1 and 3 MHz using $V_R$. If lower/higher bandwidth values are needed, they can be easily achieved at the design stage by proper $M_{PR}$ dimensioning 3.

3 Although tunable bandwidth is not commonly employed in amplifiers, it can be used for instance in some low-cost low-power transceivers where a tunable bandwidth amplifier can help in the channel selectivity of the baseband section of the receiver, saving die area and power consumption.

---

**Fig. 6. Adopted transistorized feedback network.**

**Fig. 7. VFCOA die microphotograph.**

**Fig. 8. Measured magnitude response of the VFCOA.**

**Fig. 9. VFCOA measured harmonic distortion for 0 dB gain @300kHz.**
V. CONCLUSION

A class AB CMOS VFCOA that combines both variable gain and constant tunable bandwidth has been described in this brief, where the design strategy for the feedback resistors has also been discussed in detail. Measurement results confirm that the VFCOA is a versatile active block that can be used in high performance low power consumption current-mode circuit design. Measurement results show improved performance compared to similar circuits in literature, as apparently indicated by the figure of merit reported in the last row of Table I.

REFERENCES


<table>
<thead>
<tr>
<th>TABLE I</th>
<th>PERFORMANCE COMPARISON</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>This work</td>
</tr>
<tr>
<td>CMOS Technology (µm)</td>
<td>0.5</td>
</tr>
<tr>
<td>Die Area (mm²)</td>
<td>0.127</td>
</tr>
<tr>
<td>Power Supply (V)</td>
<td>3.3</td>
</tr>
<tr>
<td>DC Power Consumption (µW)</td>
<td>280.5</td>
</tr>
<tr>
<td>Open-Loop Gain (dB)</td>
<td>76*</td>
</tr>
<tr>
<td>GBW (MHz)</td>
<td>5.6*</td>
</tr>
<tr>
<td>Phase Margin (deg)</td>
<td>60*</td>
</tr>
<tr>
<td>Output Load</td>
<td>5.6 kΩ</td>
</tr>
<tr>
<td>IO,MAX (µA)</td>
<td>±500</td>
</tr>
<tr>
<td>IO,MAX/I,Standby</td>
<td>58.8</td>
</tr>
<tr>
<td>OT,MIN/VS, unity gain (ns)</td>
<td>47</td>
</tr>
<tr>
<td>SR, unity gain (µA/ns)</td>
<td>3.3</td>
</tr>
<tr>
<td>Output noise voltage (nV/√Hz)</td>
<td>0.54</td>
</tr>
<tr>
<td>Output noise current (pA/√Hz)</td>
<td>5.7</td>
</tr>
<tr>
<td>T,AO,MIN/IBP3/I,Source</td>
<td>2764</td>
</tr>
</tbody>
</table>

*simulated results

<table>
<thead>
<tr>
<th>TABLE II</th>
<th>SUMMARY OF ADDITIONAL MEASURED PERFORMANCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Value</td>
</tr>
<tr>
<td>BW Range (MHz)</td>
<td>[1-3]</td>
</tr>
<tr>
<td>Gain Range (dB)</td>
<td>[0-23.6]</td>
</tr>
<tr>
<td>0.1% Settling time, max gain (ns)</td>
<td>138.4</td>
</tr>
<tr>
<td>Slew rate, max gain (µA/µs)</td>
<td>28.4</td>
</tr>
<tr>
<td>ΔLL/ΔVE, unity gain, @10kHz (µA/V)</td>
<td>24.6</td>
</tr>
<tr>
<td>ΔLL/ΔVE, unity gain, @10kHz (µA/V)</td>
<td>27.3</td>
</tr>
<tr>
<td>IBP3, unity gain (dBm)</td>
<td>29.3</td>
</tr>
<tr>
<td>P1dB, unity gain (dBm)</td>
<td>10</td>
</tr>
<tr>
<td>IBP3, max gain (dBm)</td>
<td>12.6</td>
</tr>
<tr>
<td>P1dB, max gain (dBm)</td>
<td>-6.5</td>
</tr>
<tr>
<td>DR, THD@300kHz 1%, NAB 2.9MHz, max gain (dB)</td>
<td>87.5</td>
</tr>
<tr>
<td>DR, THD@300kHz 1%, NAB 1.7MHz, min gain (dB)</td>
<td>100.1</td>
</tr>
</tbody>
</table>