

Robust Multisampled Capacitor Voltage Active Damping for Grid-Connected Power Converters

Javier Samanes^{a,*}, Andoni Urtasun^a, Eugenio Gubia^a, Alberto Petri^b

^a*Public University of Navarre, Campus Arrosadia, Pamplona, Spain*

^b*Ingeteam Power Technology, Av. Ciudad de la Innovacion, Sarriguren, Spain*

Abstract

The derivative feedback of the capacitor voltage is one of the most extended active damping strategies, used to eliminate stability problems in grid-connected power converters with an *LCL* filter. This strategy is equivalent to the implementation of a virtual impedance in parallel with the filter capacitor. This virtual impedance is strongly affected by the control loop delays and frequency, creating changes in the sign of the emulated virtual resistor, and raising instability regions where the active damping is ineffective. As a consequence, the *LCL* resonance frequency is restricted to vary, as the effective grid inductance changes, within the active damping stability region. This is an additional restriction imposed on the *LCL* filter design that can compromise the achievement of an optimised design. For this reason, in this work, a different strategy is presented; by adjusting the delay in the active damping feedback path, it becomes stable within the range where the *LCL* resonance frequency can be located for a given filter design, achieving a robust damping. Analytical expressions are provided to adjust this delay. To widen the stability region of the capacitor voltage derivative active damping, a multisampled derivative is implemented, overcoming its limitations close to the control Nyquist frequency. Experimental and simulation results validate the active damping strategy presented.

Keywords: Active damping, capacitor voltage derivative, converter control, grid connected power converter, *LCL*-filter, multisampling.

1. Introduction

Grid-connected voltage source power converters (VSC) are largely used as an interface with the grid for renewable power systems [1, 2, 3, 4]. As the number of power converters increases, stringent grid codes regulating the power quality injected have been developed [5]. A common approach to meet these grid codes is the use of an *LCL* filter, reducing its overall size and cost if compared with the *L* filter [6]. In this filtering topology, the resonance between the filter and grid impedances must be damped, as stability issues arise

*Corresponding author

Email address: javier.samanes@unavarra.es (Javier Samanes)

otherwise due to the effects of the delays in the control loop [7]. To solve these stability problems, both passive and active damping methods are used in the existing literature [8, 9].

There are several passive damping approaches, consisting in the addition of damping resistors that increase the converter power losses. Even though some damping topologies present reduced power losses [10], they introduce other passive components and the filter complexity grows.

Active damping (AD) approaches have been widely explored in previous papers as they can stabilise the system without increasing its power losses. The capacitor voltage feed-forward can effectively damp the filter resonant poles, but it becomes ineffective as the *LCL* resonance frequency approaches the converter control Nyquist frequency [11]. In high power converters, where the switching frequency, and accordingly the sampling frequency, is limited to reduce the power losses, and the resonance frequency is increased to lower the filter size, a different AD strategy is required. A notch filter, inserted in the current control loop and tuned at the resonance frequency, could damp the resonance [12], but it requires an estimation of the effective grid inductance, as it can change depending on the grid at which the VSC is connected and the power injected at the point of common coupling (PCC) [13, 14]. Alternatively, a lead-lag controller can be tuned in the current control loop to avoid -180 degree crossings [12] that can lead to instability. However, when the resonance frequency approaches the converter control Nyquist frequency, it is unable to introduce enough phase lead. A suitable option to overcome this limitation is the introduction of additional delays and low-pass filters [15, 16], which are able to stabilise the resonant poles. Nevertheless, they provide a poor damping at the resonant poles, compromising the grid current harmonic content and, therefore, the fulfillment of the grid codes [16]. The capacitor current proportional feedback is one of the preferred solutions, equivalent to the implementation of a virtual resistor in parallel with the filter capacitor [17, 18, 19, 20, 21]. The main drawback is that it requires additional sensors as this current is not normally measured in a grid-connected VSC. An alternative is using the capacitor voltage, measured for synchronisation purposes, using its derivative to estimate its current and performing an active damping strategy equivalent to the previous one [22, 23, 24].

Both, the capacitor current feedback and the capacitor voltage derivative AD strategies, are based on the emulation of a virtual damping resistor, which becomes a virtual impedance by the effects of the control delays [19, 20]. The real part of the emulated virtual impedance varies with frequency and it can become negative, leading to instability if the resonance frequency is located in the negative region. This issue has been reported in the literature: in [17] the stability region where the capacitor current AD can effectively damp the resonance is limited to $\omega_s/6$, ω_s being the sampling frequency. The stability region calculated imposes constraints on the *LCL* filter design: the *LCL* resonance has to be lower than $\omega_s/6$. This restriction compromises the achievement of an optimised filter in order to meet the grid codes at the lowest price. In [19] they identified the same stability limits, suggesting that the resonance frequency should be limited to be lower than $\omega_s/6$, where the emulated virtual resistance is positive, so that the AD can stabilise the resonant

poles. Alternatively, they proposed reducing the computation delay to widen the stability interval. Lastly, [20] proposed an *RC* virtual damper that modifies the stability region, changing the feedback sign in order to operate at the region where the emulated virtual resistor is negative. In this case the resonance frequency is restricted to a wider interval limited by $\omega_s/5$ and $\omega_s/2$.

In commercial high power converters, as the one further described in this work, the converter side inductance is around 0.1 p.u., the filter capacitor is 0.03 p.u., while the grid side inductance is formed by the transformer leakage inductance, 0.05 p.u., and the effective grid inductance, which is unknown and would modify the filter resonance frequency. The resonance frequency, for the values provided, is bounded within $0.15\omega_s$ and $0.27\omega_s$, as the grid inductance varies from a short circuit ratio (SCR) at the PCC of 1 to 300. This interval of possible resonance frequencies does not fall within the stability regions identified by the previous papers. To solve this issue, in this article, a different approach is presented. Instead of designing the filter to locate the resonance frequency where the AD is able to stabilise the resonant poles, the AD stability region is modified and adapted to be robust and stable within the range of frequencies where the *LCL* resonant poles can be located for a given power converter design. With this purpose, the delay in the AD path is modified after an analysis of the existing delays in the control loop, considering the filters applied to the measurements. These filters are neglected in the literature, even though they strongly affect the AD stability region and must be introduced to avoid noise amplification by the derivative. Analytical expressions are provided for the adjustment of the delay, which are valid for the capacitor current proportional feedback and the capacitor voltage derivative AD (CVDAD). However, this paper is focused on the latest strategy, as it avoids the use of additional sensors.

The discrete implementation of the derivative close to the control Nyquist frequency is not possible without magnitude and phase distortion. For this reason, a multisampled derivative is used, as done in the passivity based analysis performed in [25]. With the multisampled approach the delay is reduced in the feedback path, achieving a wider stability interval in the CVDAD, as it will be shown in this work. Experimental results are provided to validate the proposed AD approach.

2. System Modelling and Stability Analysis

2.1. System Modelling and Control

Fig. 1 shows the typical structure of a VSC connected to the grid with an *LCL* filter. This filter is formed by the converter inductance, L_c , the filter capacitor, C_f , the step-up transformer leakage inductance, L_{transf} , and the grid inductance, L_g at the PCC. The latter is usually unknown and variable, modifying the filter grid side effective inductance.

The converter side current is usually controlled by means of a proportional-integral (PI) controller in the synchronous reference frame (SRF). For this reason, the *LCL* filter model will be developed in the *dq*




Figure 1: Grid-connected VSC with LCL filter.

75 components. With this transformation, cross-coupling terms appear between the d and q phases in the reactive passive components, and thus the system has to be treated as a multiple-input multiple-output (MIMO) system, Fig. 2. In some cases, a simplified model is developed, neglecting some of the cross-couplings, but this model does not reproduce accurately the system dynamics and stability. In Fig. 2 it can be seen that the cross-coupling terms between both axis are the same but with an opposite sign, so
80 the matrix representing the system dynamics will have the form and symmetry of Eq. 1. In Eq. 1 the converter current $I_{dq}(s)$ is correlated to the voltage imposed by the converter $V_{convdq}(s)$. This symmetry will be important for the stability analysis performed at the end of this section.

$$\begin{bmatrix} I_d(s) \\ I_q(s) \end{bmatrix} = \begin{bmatrix} G_1(s) & G_2(s) \\ -G_2(s) & G_1(s) \end{bmatrix} \begin{bmatrix} V_{convd}(s) \\ V_{convq}(s) \end{bmatrix} \quad (1)$$

The expression for $G_1(s)$ and $G_2(s)$ are given in Eqs. 2 and 3 respectively, reflecting that a sixth-order model is obtained. In these equations $\omega_r = 1/\sqrt{C_f L}$ is the filter resonance frequency, where $L =$
85 $\sqrt{L_c L_{gt}/(L_c + L_{gt})}$, with L_{gt} equal to the sum of the transformer leakage inductance, L_{transf} , and the grid




Figure 2: SRF model of the LCL filter.

inductance, L_g . The parameters a and b are the ratios between ω_{par}/ω_r and ω_0/ω_r , respectively, where ω_{par} is the parallel resonance frequency between the grid side inductance and the filter capacitor and ω_0 is the frequency used for the SRF transformation. Lastly, Q represents the filter quality factor, defined as R_{da}/R_0 , where R_{da} is a passive resistor connected in series with the filter capacitor to damp the resonance and R_0 is $\sqrt{L/C_f}$.

In Fig. 3 a schematic of the converter control loop is represented. The capacitor voltage and the converter current measurements are filtered by a first-order low-pass analog filter (LPAF) with a time constant τ_{lp} . These measurements are sampled by the DSP, where the control loops are executed twice per converter switching period. The PLL, receiving the capacitor voltage filtered measurement through a SOGI filter [26], provides the angle for the transformation to the SRF. Each current component is controlled by a PI controller. At the output of the controller, a feed-forward compensation of the capacitor voltage is added through a low-pass digital filter (LPDF). The sum of the controller and feed-forward voltages is saturated to avoid overmodulation, using an anti-windup (AW) for the PI.

The Laplace domain has been chosen to model the system because it is a convenient option to analyze it when the active damping with the multisampled approach is introduced. The Laplace equivalent transfer functions for the digital elements within the control loop, such as the feed-forward LPDF and the PI controller, are used. To properly study the system stability, a representation of all the elements in the same reference frame is required, in this case, the SRF. The LPAF is applied to the real magnitudes of the variables. This filter can be directly expressed in the stationary frame, $\alpha\beta$, without modifying the filter transfer function. In the control loop described in Fig. 3, elements defined in the stationary frame $\alpha\beta$,




Figure 3: Typical control structure of a grid-connected power converter in the SRF.

$$G_1(s) = \frac{1}{L_c} \frac{s^5 + Q\omega_r(1+a^2)s^4 + \omega_r^2(Q^2a^2 + 2b^2 + (1+a^2))s^3 + 2Q\omega_r^3(a^2 + b^2)s^2 + \omega_r^4(b^2(b^2 + (aQ)^2 + 1 - 3a^2) + b^2)s + Q\omega_r^5b^4(1-a^2)}{s^6 + 2Q\omega_r s^5 + \omega_r^2(3b^2 + Q^2 + 2)s^4 + 2Q\omega_r^3(2b^2 + 1)s^3 + \omega_r^4(b^4 + 2(bQ)^2 + 1)s^2 + 2\omega_r^5b^2Q(b^2 + 1)s + \omega_r^6b^2(b^4 + b^2(Q^2 - 2) + 1)} \quad (2)$$

$$G_2(s) = \frac{-1}{L_c} \frac{\omega_r b s^4 + 2Qb\omega_r^2 a^2 s^3 + \omega_r^3 b(2b^2 + a^2(3+Q^2) - 1)s^2 + 2Q\omega_r^4 b a^2(1+b^2)s + \omega_r^5 b(b^4 + (Qba)^2 - b^2 - (ab)^2 + a^2)}{s^6 + 2Q\omega_r s^5 + \omega_r^2(3b^2 + Q^2 + 2)s^4 + 2Q\omega_r^3(2b^2 + 1)s^3 + \omega_r^4(b^4 + 2(bQ)^2 + 1)s^2 + 2\omega_r^5b^2Q(b^2 + 1)s + \omega_r^6b^2(b^4 + b^2(Q^2 - 2) + 1)} \quad (3)$$

i.e. D_{conv} and the transformation of LPAF to $\alpha\beta$, coexist with elements in the SRF, i.e. the PI current controller and the LPDF. $D_{conv}(s)$ stands for the computation delay in the DSP, and the zero order hold (ZOH). These elements in $\alpha\beta$ are transformed to the SRF using the transformation proposed in [27]. The LPAF applied in the $\alpha\beta$ frame to the measured variables is shown in Eq. 4 for the converter current case, where $LPAF(s)$ is $1/(\tau_{lp}s + 1)$.

$$\begin{bmatrix} I_{\alpha,f}(s) \\ I_{\beta,f}(s) \end{bmatrix} = \begin{bmatrix} LPAF(s) & 0 \\ 0 & LPAF(s) \end{bmatrix} \begin{bmatrix} I_{\alpha}(s) \\ I_{\beta}(s) \end{bmatrix} \quad (4)$$

Eq. 4 is transformed to Eq. 5, its equivalent in the SRF.

$$\begin{bmatrix} I_{df}(s) \\ I_{qf}(s) \end{bmatrix} = \begin{bmatrix} LPAF_1(s) & LPAF_2(s) \\ -LPAF_2(s) & LPAF_1(s) \end{bmatrix} \begin{bmatrix} I_d(s) \\ I_q(s) \end{bmatrix} \quad (5)$$

where the diagonal terms of the matrix [LPAF] in dq are $LPAF_1(s) = LPAF(s + j\omega_0) + LPAF(s - j\omega_0)$ and the anti-diagonal terms are $LPAF_2(s) = (jLPAF(s + j\omega_0) - jLPAF(s - j\omega_0))$ [27].

The resonance of the LCL filter can be located close to the control Nyquist frequency, so an accurate representation of $D_{conv}(s)$ is required. The fourth-order approximation calculated in [16] is used and reproduced in Eq. 6.

$$D_{conv}(s) = \frac{12T_{s_{DSP}}^2 s^2 - 72T_{s_{DSP}} s + 144}{T_{s_{DSP}}^4 s^4 + 12(T_{s_{DSP}}^3 s^3 + 5T_{s_{DSP}}^2 s^2 + 12(T_{s_{DSP}} s + 1))} \quad (6)$$

where $T_{s_{DSP}}$ is the DSP sampling time. Eq. 7 in the SRF is obtained by applying the same transformation made for the LPAF,

$$\begin{bmatrix} V_{conv_d}(s) \\ V_{conv_q}(s) \end{bmatrix} = \begin{bmatrix} D_1(s) & D_2(s) \\ -D_2(s) & D_1(s) \end{bmatrix} \begin{bmatrix} V_{conv_d_{DSP}}(s) \\ V_{conv_q_{DSP}}(s) \end{bmatrix} \quad (7)$$

with $D_1(s) = D_{conv}(s + j\omega_0) + D_{conv}(s - j\omega_0)$ and $D_2(s) = jD_{conv}(s + j\omega_0) - jD_{conv}(s - j\omega_0)$.

The SCR varies depending on the PCC. As the power converter can be connected to strong and weak grids, the SCR can suffer strong variations [28], ranging from SCRs of 1 to 300. The variation in the effective grid inductance seen by the power converter greatly modifies the output filter resonance frequency. To include any possibility in the stability analysis made in this paper, these variations are bounded by the ideal limits of SCR given by 0, obtaining the lowest resonance frequency (F_{r_l} in Eq. 8) and ∞ , obtaining the highest resonance frequency (F_{r_h} in Eq. 9).

$$F_{r_l} = \frac{1}{2\pi} \sqrt{\frac{1}{C_f L_c}} \quad (8)$$

$$F_{r_h} = \frac{1}{2\pi} \sqrt{\frac{L_{trans} + L_c}{C_f L_c L_{transf}}} \quad (9)$$

As established in the previous subsection, the model in the SRF is coupled, so the stability must be analysed through the application of MIMO system theory. The open-loop transfer matrix [$H_{ol}(s)$], of the system without the proposed AD, is obtained by correlating the filtered converter current, $I_{dqf}(s)$, and the tracking error, $\varepsilon_{dq}(s)$, from Fig. 4 without considering the AD feedback path. Even if the resulting matrix is too complicated to reproduce here, it retains the symmetry of the matrix presented in Eqs. 1, 5 and 7 and can be represented as in Eq. 10. This symmetry is relevant because the calculation of its eigenvalues is simplified to Eq. 11 and the closed loop stability can be deduced from their frequency response [29].

$$\begin{bmatrix} I_{df}(s) \\ I_{qf}(s) \end{bmatrix} = \begin{bmatrix} H_{ol1}(s) & H_{ol2}(s) \\ -H_{ol2}(s) & H_{ol1}(s) \end{bmatrix} \begin{bmatrix} \varepsilon_d(s) \\ \varepsilon_q(s) \end{bmatrix} \quad (10)$$

$$\lambda_{1,2}(s) = H_{ol1}(s) \pm jH_{ol2}(s) \quad (11)$$

Once the model of the system has been developed, the stability analysis can be conducted. As an example, the study is going to be performed for the system parameters summarised in Table 1, which are the ones of the experimental set-up. R_{da} is chosen to be negligible to analyse the worst case from the stability point of view.

Table 1: System parameters

V_{grid}	690 V	L_{conv}	400 μH
S_{rated}	500 kVA	L_{transf}	150 μH
$F_{s_{DSP}}$	5.6 kHz	C_f	100 μF
SCR	1-300		




Figure 4: Block diagram representing the control loop in the SRF with the CVDAD.

Due to the existence of complex numbers in the transfer function of the eigenvalues of $[H_{ol}(s)]$, the Bode plots are not equal at positive and negative frequencies. The frequency response of the eigenvalues, for both positive and negative frequencies, is shown in Fig. 5 for three different SCRs. It can be seen in Fig. 5 (a) and (b) that around the resonance frequency, four -180 degree-crossings occur for each SCR when the magnitude is positive, meaning that the closed loop transfer function will have four unstable poles for any SCR, as the R_{da} has been neglected. This can be verified when the closed loop poles of the converter current control are represented, Fig. 5 (c), where the four -180 degree-crossings are translated into four unstable poles at the same frequency than the crossings. In a real application, the parasitic resistances of the inductors, capacitors and semiconductors will help stabilise the system for the strongest SCR values. However, for the rest of the cases an active damping method has to be introduced to avoid using additional resistors and consequently increasing the power losses.

3. Proposed Active Damping Strategy

3.1. General description of the active damping strategy

In Fig. 4 the SRF plant model and control loop, including the AD proposed, are represented. The AD feedback branch, depicted in green, includes the terms of the state-of-the-art solutions: a derivative action multiplied by a constant, k_{AD} . However, in this proposal, a new transfer function is added, H_{AD} . The main purpose of H_{AD} is adapting the delay in the AD path to avoid stability problems caused by the variations in




Figure 5: Stability analysis for an SCR of 1 (blue), 15 (red) and 300 (yellow). Bode plot of $\lambda_1(s) = H_{o11}(s) + jH_{o11}(s)$ (a), of $\lambda_2(s) = H_{o11}(s) - jH_{o11}(s)$ (b) and pole placement of the current control loop (c).

155 the sign of the damping action, within all the range of frequencies where the *LCL* resonance frequency can be located. From Fig. 4 it is clear that the AD action is affected in the direct path by $D_1(s)$ and $LPAF_1(s)$ and in the cross path by $D_2(s)$ and $LPAF_2(s)$. Adjusting H_{AD} with the complete model is complex, for this reason, some simplifications are made. $D_1(s)$ always has a magnitude greater than $D_2(s)$ and $LPAF_1(s)$




Figure 6: Representation of the CVDAD obtained by simplifying and rearranging the control loop.

is also greater than $LPAF_2(s)$, in this case 14 and 100 times greater respectively, so they can be neglected
160 for the adjustment. By neglecting the cross terms for the AD tuning, the AD control loop diagram can be
rearranged as shown in Fig. 6, where only the plant and the AD loop are shown for clarity. With these
simplifications it is clear that the AD feedback is the same in d and q axis, so only the d axis is studied in
the tuning procedure. A virtual impedance can be defined as the ratio of the capacitor voltage in one axis
and the virtual current in the same axis and is given by Eq. 12.

$$Z_{AD}(s) = \frac{U_{Cfd}(s)}{I_{dv}(s)} \approx \frac{L_c}{H_{AD}(s)D_1(s)k_{AD}LPAF_1(s)} \quad (12)$$

Eq. 12 has the components generally found in the classical AD strategies: a virtual impedance dependent
165 on L_c , k_{AD} , D_1 and $LPAF_1$. It is known that the real part of this classical emulated virtual impedance,
 $Re(Z_{AD}(s))$, or equivalently, its resistive component, changes its value and sign as a function of frequency.
A change in the sign of $Re(Z_{AD}(s))$, within the location of the poles at the resonance frequency, causes
instability [17, 19, 20]. But the additional term $H_{AD}(s)$ that we propose to include in the AD path will
170 allow to modify the delay and guarantee no changes in the sign of $Re(Z_{AD}(s))$ within the range of possible
resonance frequencies. Before addressing this key aspect, a proper derivative is required at the LCL resonance
frequency, something that becomes complex taking into account the low switching frequencies and the high
sampling times of high power converters.

3.2. Implementation of the derivative

175 The digital implementation of the derivative in the DSP is not possible without a significant magnitude or phase distortion close to the control Nyquist frequency [23]. The distortion of the derivative depends on its implementation and the sampling time. Both aspects are discussed in this section. Eq. 13 contains the backward Euler discrete implementation of the derivative.

$$Der(z) = \frac{1 - z^{-1}}{T_s} \quad (13)$$

180 where T_s stands for the sampling time. If this derivative is implemented in the DSP ($T_s = T_{s_{DSP}}$), which is executed twice per switching period, it loses up to 90 degrees as it approaches the control Nyquist frequency, as shown in Fig. 7. In this application, within the limits for the *LCL* filter resonance frequency (F_{r_l}, F_{r_h}), represented by the dashed lines in Fig. 7, it already has a phase lower than 45 degrees.

185 Recently, accurate derivatives have been presented for the capacitor voltage active damping, in order to extend the applicability of this active damping approach [23, 30]. In [30] two differentiators are proposed with the same derivative characteristics as the non-ideal generalized integrator presented in [23], so the two proposals presented in [30] are discussed, due to their simple expressions and their direct discrete nature. The first proposal, is a first order differentiator, given by Eq. 14.

$$Dif_{FO}(z) = \frac{1 + m}{T_{s_{DSP}}} \frac{1 - z^{-1}}{1 + mz^{-1}} \quad (14)$$

where m is a constant that can vary between 0 and 1. The second proposal is a second order differentiator, given by Eq. 15.

$$Dif_{SO}(z) = \frac{2}{T_{s_{DSP}}} \frac{(k + 1)(2 - z^{-1})(1 - z^{-1})}{2(k + 1) + z^{-1} - z^{-2}} \quad (15)$$

190 where k is a constant that can vary between 0 and infinity. The parameters m and k modify the frequency response of the derivative close to the control Nyquist frequency. For the representation made in Fig.7, m has been chosen to be 0.5 and k has been chosen to be 1, trying to find a compromise between phase flatness within F_{r_l} and F_{r_h} , while keeping the magnitude peak at the control Nyquist frequency at a reduced value.

195 From Fig. 7 it can be concluded that for the *LCL* filter parameters under consideration, the derivatives proposed in [23, 30] can perform an accurate derivative within the limits of the *LCL* resonance frequency. However, in both cases, the error in the phase grows rapidly towards the control Nyquist frequency, F_{Ny} . In some systems, such as in parallel interleaved power converters, where the *LCL* resonance frequency is designed to attenuate higher-order harmonics than the first switching harmonic family, the resonance frequency is moved towards the control Nyquist frequency [16], and these differentiators could not be used.

200 To solve this limitation, the use of a multisampled derivative is proposed. The implementation can be made on an external device, such as a field programmable array (FPGA), or in the same DSP by making




Figure 7: Comparison of the frequency response of the backward Euler derivative and the first- and second-order differentiators proposed in [30] when they are implemented in the DSP.




Figure 8: Time diagram illustrating a possible implementation of the multisampled derivative in a FPGA.

use of interrupts. In many applications, the DSP is already complemented by an FPGA [31], running at a faster speed. This is a common approach in high power converters, where the control sampling frequency is limited as a result of the reduced switching frequency. To explain how the multisampled approach can be easily implemented, in Fig. 8 the sample instants of the DSP, k , and the FPGA, r , are represented. The FPGA only performs the difference between two consecutive samples. At instant k the DSP samples the difference between the FPGA samples r and $r-1$, which are used for the control calculations.

The multisampled derivative is implemented using Eq. 13, and with a high enough ratio of the DSP to the FPGA sampling times, the derivative has almost no phase distortion within the limits of the LCL resonance frequency. This is shown in Fig. 9, where the frequency response of the multisampled backward Euler derivative is plotted for three multisampling ratios, mr , of the FPGA sampling frequency to the DSP sampling frequency. If the the multisampling ratio is equal to 10, less than 6 degrees would be lost at the the highest resonance frequency, F_{R_h} . If the FPGA runs only 4 times faster than the DSP, at the maximum resonance frequency 14 degrees would be lost. If mr is reduced to a minimum of 2, a higher deformation is obtained in the phase of the derivative and 30 degrees would be lost at F_{R_h} . For a mr equal to 2, the




Figure 9: Comparison of the frequency response of the ideal derivative with the backward Euler derivative implemented in the DSP and in an FPGA running 10, 4 and 2 times faster than the DSP.

FPGA Nyquist frequency is denoted in Fig. 9 as F_{Ny_mr2} .

As a rule of thumb, if the multisampled derivative is 10 times faster than the DSP sampling frequency, an almost ideal derivative is achieved. However, depending on the application and the ratio of the resonance frequency to the control Nyquist frequency, the ratio of the multisampled derivative to the DSP sampling frequency can be reduced.

3.3. Procedure for the systematic design of H_{AD}

The design of the transfer function applied in the AD path, $H_{AD}(s)$, is a key aspect to achieve a robust AD. This transfer function, as shown in Eq. 16, includes two terms. The first term is a band pass filter, $BPF(s)$, designed to avoid noise amplification and reduce the required AD action. The second term is an adjustable delay, $DAD(s)$, included to achieve the desired robustness in the AD strategy.

$$H_{AD} = BPF(s)DAD(s) \quad (16)$$

The design of $H_{AD}(s)$ is made in two steps:

- *Step 1: Design of the bandpass filter.*

$BPF(s)$ should be able to attenuate both the switching frequency harmonics and the fundamental component (DC in dq), to avoid noise amplification and to reduce the applied AD action. However, it should not affect the AD action inside the range of possible resonance frequencies (from F_{rl} to F_{rh}), where the AD is required. As a general rule to achieve these goals, the lower stop-band is set at half the lowest

LCL resonance frequency, $F_{r_l}/2$, and the highest stop-band is set at $(F_{r_h} + F_{sw})/2$, F_{sw} being the switching frequency. Once both stop-bands have been set, the filter order has to be defined. In this case a second-order filter is used. If a greater attenuation is required, the order of the filter can be increased.

235 • *Step 2: Adjustment of the delay.*

If a change in the sign of the emulated virtual resistance occurs within the range of possible LCL resonance frequencies, the system will be unstable for some SCR, as the AD will generate a destabilising action. In Fig. 10 the real part of $Z_{AD}(s)$ is plotted against frequency to illustrate this problem for three different AD techniques. The CVDAD with the classical derivative, including the $BPF(s)$ and the $LPAF_1(s)$, is able to stabilise the resonant poles for weak grids (lowest resonant frequencies), but it will be unstable if it is connected to strong grids. If the multisampled derivative is used, the delay in the feedback path is reduced and the AD is able to stabilise the system for strong grids, but not in the weakest cases. However, these changes in the sign of $Re(Z_{AD}(s))$ inside the range of possible resonance frequencies (from F_{r_l} to F_{r_h}) can be avoided by modifying the phase, adding an additional delay in the AD feedback path, $DAD(s)$. $DAD(s)$ is calculated to achieve at the central resonance frequency, $F_{r_c} = (F_{r_l} + F_{r_h})/2$, a pure virtual resistance. As shown in Fig. 10, using the multisampled derivative and the proposed additional delay, $DAD(s)$, the AD will be able to stabilise the system in the whole range of resonance frequencies, shifting the changes in the sign of $Re(Z_{AD}(s))$ outside the range of possible resonance frequencies to achieve the desired robustness. A negative virtual resistor is emulated, so the AD feedback path sign has to be positive.

250 As a first step to adjust $DAD(s)$, the phase of $Z_{AD}(s)$, $\varphi(Z_{AD}(s))$, has to be characterised and it is given by Eq. 17

$$\begin{aligned} \varphi(Z_{AD}(s)) = & -\varphi(D_1(s)) - \varphi(LPAF_1(s)) - \varphi(BPF(s)) - \\ & - \varphi(DAD(s)) \end{aligned} \quad (17)$$

The additional delay, expressed as the number of sample times, y , required to achieve a purely resistive impedance at the central resonance frequency, can be calculated by imposing that, at the central resonance frequency Eq. 17 has to be equal to π . This equation can be analytically solved to calculate y , obtaining Eq. 18.

$$\begin{aligned} y = & \frac{1}{\omega_{r_c} T_{s_{DSP}}} \left(\sum_{i=0}^{n_{zb}} \text{atan} \left(\frac{\omega_{r_c}}{z_{BPF_i}} \right) - \sum_{i=0}^{n_{pb}} \text{atan} \left(\frac{\omega_{r_c}}{p_{BPF_i}} \right) + \right. \\ & \left. + \sum_{i=0}^{n_{zl}} \text{atan} \left(\frac{\omega_{r_c}}{z_{LPAF_{1i}}} \right) - \sum_{i=0}^{n_{pl}} \text{atan} \left(\frac{\omega_{r_c}}{p_{LPAF_{1i}}} \right) + \pi \right) - 1.5 \end{aligned} \quad (18)$$

where n_{zb} and n_{pb} are the number of zeros, z_{BPF_i} , and poles, p_{BPF_i} , of $BPF(s)$ respectively. 1.5 stands for the delay of $D_1(s)$, and $T_{s_{DSP}}$ is the DSP sampling time. Lastly, n_{zl} is the number of zeros, $z_{LPAF_{1i}}$, and




Figure 10: Variation of the virtual impedance real part with frequency for the multisampled derivative, the classical derivative and the proposed approach: the multisampled derivative with phase adjustment.

n_{pl} is the number of poles, p_{LPAF_1} , of $LPAF_1$. If a first-order low-pass analog filter is considered, when it is expressed in the SRF, $LPAF_1(s)$ has one zero and two poles.

260 This delay of y sample times has to be programmed in the DSP, where an integer delay can be easily implemented. However, in general, y will be a real number. In this general case, it is decomposed into its integer part, y_i , and its fractional part, y_f , which can be implemented in the DSP by means of a linear interpolation [32], as shown in Eq. 19.

$$DAD(z) = ((1 - y_f) + y_f z^{-1}) z^{-y_i} \quad (19)$$

It can be seen in Fig.10, represented for a mr equal to 10, that at the highest resonance frequency the real part of the emulated virtual impedance is equal to 0.4, meaning that there is a margin of 25 degrees before the emulated virtual resistance becomes negative. If this margin becomes small, the damping at the LCL resonant poles is highly reduced, and the system can even become unstable as the virtual resistance turns negative. In this way, the multisampling ratio (mr) of the FPGA to the DSP is a key aspect. As indicated in Fig. 9, if mr is equal to 4, 8 additional degrees are lost with respect to mr equal to 10, and there is only a margin of 17 degrees until the system becomes unstable. If mr is decreased to 2, 24 additional degrees are lost, remaining only 1 degree until the virtual resistance becomes negative. The damping provided is almost negligible and hence, an important ripple could be expected at the LCL resonant poles for high SCRs. For this reason the ratio of the multisampled derivative is such an important aspect.

275 In this approach, the delay has been adjusted for the widest possible range of resonance frequencies. Nevertheless, the delay can be adjusted to optimise the damping action at the LCL resonance frequency, in

those applications in which the SCR at the PCC is known, by evaluating Eq. 18 at the resonance frequency. In this way, a pure virtual resistor would be emulated at the actual resonance frequency, providing optimal damping at the resonant poles. Once that the delay of the AD path has been properly adjusted, the selection of the emulated virtual resistor would determine the amplitude of the AD action.

280 The proper adjustment of the delay guarantees that the phase of the emulated virtual impedance has enough margin before its resistive component changes its sign for any SCR greater than 1. As a result, the emulated virtual resistance does not need to be modified for the different grid impedances and the robustness is guaranteed.

3.4. Noise rejection analysis

285 It is common in power converters, to sample all the measured variables synchronously, either with symmetrical sampling (once per switching frequency), or with asymmetrical sampling (twice per switching frequency). In this way, aliasing and noise problems are minimised. In the power converter analysed in this work, all the measurements are measured asymmetrically, except for the capacitor voltage measurement used in the CVDAD strategy, as a multisampled derivative is used.

290 The main source of noise in the measurement of the capacitor voltage is the switching of the power converter. Consequently, the most representative harmonics in the measurement are expected to be located at the switching frequency and its sidebands and all the multiples of the switching frequency and their sidebands. If the multisampled derivative is implemented in an FPGA, the measurement of the capacitor voltage filtered by the LPAF is sampled by the FPGA, and the derivative performed. This derivative will be
 295 sampled by the DSP, and the high frequency noise will be translated into low frequency alias at a frequency given by Eq. 20.

$$F_{alias} = |F_{s_{DSP}} - F_{real}| \quad (20)$$

where F_{alias} is the low frequency alias of the real harmonic, with a frequency F_{real} , and where $F_{s_{DSP}}$ is the DSP sampling frequency. The sidebands of the first switching harmonic family appear at ± 100 Hz, ± 200 Hz... with the asymmetrical update of the switching orders. When sampled by the DSP, these
 300 harmonics are seen as alias with a frequency close to the switching frequency and are attenuated by the band-pass filter. The second switching harmonic family sidebands appear at ± 50 Hz, ± 250 Hz... and are seen by the DSP as alias with a low frequency, which are also attenuated by the bandpass filter previously adjusted. All the switching harmonic families are similarly attenuated and none of the aliases fall within the AD region. If in a given application, the alias of the switching family falls within the AD region, an
 305 anti-aliasing filter could be implemented in the FPGA. The experimental set-up, in which the CVDAD strategy is tested, will demonstrate that there are no noise problems that compromise the performance and stability of the CVDAD.

3.5. Selection of the emulated virtual resistor

The last step to tune the CVDAD is the selection of the virtual resistor, R_{dav} , defined as the ratio between L_c and k_{AD} . An initial estimation for R_{dav} can be found from the expression for the damping of an LC filter with a resistor in parallel with the filter capacitor, Eq. 21. This R_{dav} would provide the desired damping, ξ , when a pure virtual resistance is emulated, however, by the effects of the delays, this can only be achieved at the frequency for which the delay has been adjusted.

$$R_{dav} = \frac{Z_{Cf}}{2\xi} \quad (21)$$

where Z_{Cf} is the impedance of the capacitor branch at a given frequency. For the parameters of the case under study, the required R_{dav} to achieve a damping of 0.25 at the central resonance frequency, where Eq. 21 is valid, results in a value of 2.75Ω . In Fig. 11 the evolution of the resonant poles is plotted for several virtual resistors and an SCR of 10, corresponding to the SCR of the grid at which the experimental set-up is connected and a short circuit ratio that brings the LCL resonance frequency close to the central resonance frequency, F_{r_c} . It is observed that the proposed AD is able to stabilise the resonant poles for different virtual resistors, showing robustness faced to variations in this parameter. The greatest damping is achieved for an R_{dav} close to the initial estimate of 2.75Ω .

4. Simulation Results

In the experimental set-up the grid inductance cannot be modified. For this reason, simulations are performed using *Matlab Simscape Power Systems* in order to validate the proposed AD strategy with delay




Figure 11: Pole placement of the resonant poles for SCR = 10 and different virtual resistors.




Figure 12: Capacitor line voltage evolution for the three AD strategies and two SCRs: 1.5 (a) and 70 (b).

325 adjustment.

According to Fig. 10, the multisampled derivative without phase adjustment (M) is able to stabilise the resonant poles for high SCRs (high resonance frequencies), while the classical implementation of the derivative (C) will be able to damp the resonance in weak grids (low resonance frequencies). Only the proposed CVDAD strategy that combines the multisampled derivative with the delay adjustment (M+D) is able to stabilise the converter for any SCR.

To verify this behaviour two simulations are performed, in which the AD is switched from the multisampled derivative with phase adjustment, to the classical derivative and later to the multisampled derivative without phase adjustment. Two different SCRs are simulated to verify the stability regions obtained in Fig. 10: an SCR of 1.5, corresponding to an LCL resonance frequency of 860 Hz and an SCR of 70, corresponding to a resonance frequency of 1400 Hz.

If an SCR of 1.5 is considered, both the multisampled with delay adjustment and the classical AD strategy can effectively damp the resonance, as shown in Fig. 12. In contrast, the multisampled strategy without phase adjustment leads the system to instability, and a component at the resonance frequency rapidly grows. As expected from Fig. 10, with the multisampled approach and an SCR of 1.5, the sign of the emulated virtual resistor changes and a destabilising action is applied. In contrast, in a strong grid with

an SCR of 70, both multisampled strategies, with and without phase adjustment, can damp the system. However, with the classical derivative the system is unstable as the sign of the emulated virtual resistance has changed, confirming again the results in Fig. 10. In this way, the proposed AD is the only strategy able to stabilise the system for any grid considered.

345 The reduction of the multisampling ratio, mr , introduces a phase displacement that cannot be ignored for high SCRs. In Section 3.3 this issue was analyzed based on the theoretical phase displacement obtained in Section 3.2. To validate this theoretical analysis, a simulation has been performed for a SCR of 300, transiently modifying mr from 10 to 4 and later to 2, the same mr that have been theoretically analyzed. With the original mr of 10, the system is perfectly stable obtaining a negligible component at the LCL resonance frequency, as shown in Fig. 13. If mr is reduced to 4, the system becomes closer to instability, as the margin in the emulated virtual resistance is reduced to 17 degrees. The damping of the resonant poles is diminished and an harmonic component at this frequency appears. With a multisampling ratio of only 2, the margin in the phase of the emulated virtual resistor is only 1 degree and the system is on the verge of instability. An unacceptable harmonic component at the LCL resonant poles frequency is obtained, even
 355 though the system is still stable.




Figure 13: Capacitor line voltage for a SCR of 300 and three different ratios (mr) of the FPGA sampling time to the DSP sampling time.

5. Experimental Results

The validity of the approach is tested on the 500 kW back-to-back power converter shown in Fig. 14, designed for a DFIG wind turbine. Only the grid side converter is used, because the purpose of the test is

to validate the robust active damping strategy presented. The system parameters are detailed in Table 1,
360 and it is connected to a grid with an SCR of 10. The DC bus voltage is 1100 V, and the passive resistors,
normally used to damp the filter resonance are bypassed. The DSP sampling frequency is set to 5.6 kHz
with a converter switching frequency of 2.8 kHz (asymmetrical sampling). An FPGA is used for filtering
purposes, running 10 times faster than the DSP and synchronised with it. The AD strategy is implemented
following the steps in Section 3. The derivative is implemented in the FPGA and passed to the DSP, where
365 the bandpass digital filter and the adjustment of the delay are applied, emulating a resistor of 2.75 Ω .

According to the stability analysis already conducted in Section II, the system without AD is unstable,
while if the AD is included it would become stable. This behaviour is validated in the experimental set-up
by transiently disabling the AD action. In Fig. 15 the capacitor line voltages and the converter side current,
operating at 40% of the rated power, are shown as registered by the Yokogawa DL850E. Initially, the AD
370 is activated and the system is stable, but as soon as it is deactivated at instant t_1 , the system becomes
unstable and a component at the *LCL* resonance frequency grows exponentially, verifying the behaviour
predicted. When the AD is activated again after 40 ms, it becomes stable and is able to recover quickly
from instability.

The grid current harmonic content with the AD strategy activated is shown in Fig. 16. It can be seen
375 that, when a virtual resistor close the optimal value is emulated, no significant harmonics at the *LCL*
resonance frequency appear, meaning that resonant poles are properly damped, as shown in Fig. 16 (a).
Moreover, it can be seen that the grid current has low amplitude harmonics, proving that the AD strategy
is robust against noise and aliasing. Nevertheless, if a virtual resistance of 10 Ω is emulated, the resonant
poles have a poor damping, and consequently significant harmonics at the resonance frequency appear in



Figure 14: Equipment used validate the AD approach.




Figure 15: Capacitor line voltage (a) and converter side current (b) evolution when the AD strategy is deactivated for 40 ms.

380 the grid current, as demonstrated in Fig. 16 (b). These results perfectly agree with the zero pole map shown in Fig. 11, where it can be seen that a virtual resistor of 10Ω leads the resonant poles to a situation really close to instability.

To further analyse the effects of the AD in the converter variables, the capacitor line voltage is plotted in Fig. 17 for the same virtual resistors as in Fig. 16. With the optimal virtual resistor emulated, the capacitor
 385 line voltage does not present a component at the resonance frequency and the waveform is clean. In contrast, if a virtual resistor of 10Ω is emulated, the voltage waveform is distorted, with an important component at the resonance frequency. In this way it can be concluded that the detailed modeling approach allows to precisely adjust the AD strategy.




Figure 16: Grid current harmonic content with the AD strategy: emulating a virtual resistor of 2.75Ω (a) and emulating a virtual resistor of 10Ω (b).

6. Conclusion

390 In this work a robust active damping strategy based on the capacitor voltage derivative is proposed. With the approach presented, the AD stability region is adapted to the optimised design of a given *LCL* filter and all the possible PCCs where the converter can be connected, instead of imposing additional constraints on the *LCL* design procedure. This goal is achieved by means of an adjustable delay, presenting a systematic procedure to tune this delay in the active damping feedback path by means of an analytical
395 expression that requires reduced information on the control loop. The design procedure and the analytical expression provided to adjust the delay are also applicable to the capacitor current proportional feedback active damping. To overcome the limitations of the derivative close to the control Nyquist frequency, a multisampled derivative is implemented, offering greater robustness against variations in the resonance frequency, as a result of a lower delay. The detailed model developed for the *LCL* filter and the converter
400 current control loop allows to precisely adjust the active damping strategy. The solution proposed is costless, does not increase the power losses, and is based on the measurements available in grid-connected power converters and the existing digital systems to implement the multisampled derivative. The performance and robustness of the proposed AD have been tested through experimental and simulation results.




Figure 17: Capacitor line voltages waveforms with the AD strategy: emulating a virtual resistor of 2.75Ω (a) and emulating a virtual resistor of 10Ω (b).

7. Acknowledgements

405 This work has been supported by the Spanish State Research Agency (AEI) and FEDER-UE under grant DPI2016-80641-R. This work was partially funded by the Public University of Navarre through a doctoral scholarship. The authors gratefully acknowledge INGETEAM POWER TECHNOLOGY.

8. References

- 410 [1] F. Blaabjerg, R. Teodorescu, M. Liserre, A. V. Timbus, Overview of control and grid synchronization for distributed power generation systems, *IEEE Transactions on industrial electronics* 53 (2006) 1398–1409.
- [2] J. M. Carrasco, L. G. Franquelo, J. T. Bialasiewicz, E. Galván, R. C. PortilloGuisado, M. M. Prats, J. I. León, N. Moreno-Alfonso, Power-electronic systems for the grid integration of renewable energy sources: A survey, *IEEE Transactions on industrial electronics* 53 (2006) 1002–1016.
- 415 [3] Y. P. Kumar, R. Bhimasingu, Electrical machines based dc/ac energy conversion schemes for the improvement of power quality and resiliency in renewable energy microgrids, *International Journal of Electrical Power & Energy Systems* 90 (2017) 10–26.
- [4] R. Leão, G. Barroso, R. Sampaio, J. Almada, C. Lima, M. Rego, F. Antunes, The future of low voltage networks: Moving from passive to active, *International Journal of Electrical Power & Energy Systems* 33 (2011) 1506–1512.
- 420 [5] IEEE Application Guide for IEEE Std 1547, IEEE Standard for Interconnecting Distributed Resources With Electric Power Systems, 2009.

- [6] M. Liserre, F. Blaabjerg, S. Hansen, Design and Control of an LCL -Filter-Based Three-Phase Active Rectifier, *IEEE Transactions on Industry Applications* 41 (2005) 1281–1291.
- [7] J. Wang, J. D. Yan, L. Jiang, J. Zou, Delay-dependent stability of single-loop controlled grid-connected inverters with lcl filters, *IEEE Transactions on Power Electronics* 31 (2016) 743–757.
- 425 [8] C. C. Gomes, A. F. Cupertino, H. A. Pereira, Damping techniques for grid-connected voltage source converters based on lcl filter: An overview, *Renewable and Sustainable Energy Reviews* 81 (2018) 116–135.
- [9] M. Büyük, A. Tan, M. Tümay, K. Ç. Bayındır, Topologies, generalized designs, passive and active damping methods of switching ripple filters for voltage source inverter: A comprehensive review, *Renewable and Sustainable Energy Reviews* 62 (2016) 46–69.
- 430 [10] R. N. Beres, X. Wang, F. Blaabjerg, M. Liserre, C. L. Bak, Optimal design of high-order passive-damped filters for grid-connected applications, *IEEE Transactions on Power Electronics* 31 (2016) 2083–2098.
- [11] X. Li, J. Fang, Y. Tang, X. Wu, Y. Geng, Capacitor-voltage feedforward with full delay compensation to improve weak grids adaptability of lcl-filtered grid-connected converters for distributed generation systems, *IEEE Transactions on Power Electronics* 33 (2018) 749–764.
- 435 [12] J. Dannehl, M. Liserre, F. W. Fuchs, Filter-based active damping of voltage source converters with LCL filter, *IEEE Transactions on Industrial Electronics* 58 (2011) 3623–3633.
- [13] J. L. Agorreta, M. Borrega, J. López, L. Marroyo, Modeling and control of n -paralleled grid-connected inverters with lcl filter coupled due to grid impedance in pv plants, *IEEE Transactions on Power Electronics* 26 (2011) 770–785.
- [14] A. Akhavan, H. R. Mohammadi, J. M. Guerrero, Modeling and design of a multivariable control system for multi-paralleled grid-connected inverters with lcl filter, *International Journal of Electrical Power & Energy Systems* 94 (2018) 354–362.
- 440 [15] J. Wang, J. D. Yan, L. Jiang, J. Zou, Delay-dependent stability of single-loop controlled grid-connected inverters with lcl filters, *IEEE Transactions on Power Electronics* 31 (2016) 743–757.
- [16] J. Samanes, E. Gubía, Sensorless active damping strategy for parallel interleaved voltage source power converters with lcl filter, in: *Applied Power Electronics Conference and Exposition (APEC), 2017 IEEE*, IEEE, 2017, pp. 3632–3639.
- 445 [17] S. G. Parker, B. P. McGrath, D. G. Holmes, Regions of active damping control for lcl filters, *IEEE Transactions on Industry Applications* 50 (2014) 424–432.
- [18] J. Dannehl, F. W. Fuchs, S. Hansen, P. B. Thøgersen, Investigation of active damping approaches for PI-based current control of grid-connected pulse width modulation converters with LCL filters, *IEEE Transactions on Industry Applications* 46 (2010) 1509–1517.
- 450 [19] D. Pan, X. Ruan, C. Bao, W. Li, X. Wang, Capacitor-current-feedback active damping with reduced computation delay for improving robustness of lcl-type grid-connected inverter, *IEEE Transactions on Power Electronics* 29 (2014) 3414–3427.
- [20] X. Wang, F. Blaabjerg, P. C. Loh, Virtual rc damping of lcl-filtered voltage source converters with extended selective harmonic compensation, *IEEE Transactions on Power Electronics* 30 (2015) 4726–4737.
- [21] M. B. Saïd-Romdhane, M. Naouar, I. Slama-Belkhdja, E. Monmasson, Time delay consideration for robust capacitor-current-inner-loop active damping of lcl-filter-based grid-connected converters, *International Journal of Electrical Power & Energy Systems* 95 (2018) 177–187.
- 455 [22] M. Liserre, a. Dell’Aquila, F. Blaabjerg, Stability improvements of an LCL-filter based three-phase active rectifier, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289) 3 (2002) 1195–1201.
- [23] Z. Xin, P. C. Loh, X. Wang, F. Blaabjerg, Y. Tang, Highly Accurate Derivatives for LCL-Filtered Grid Converter With Capacitor Voltage Active Damping, *IEEE Transactions on Power Electronics* 31 (2016) 3612–3625.
- 460 [24] R. Peña-Alzola, M. Liserre, F. Blaabjerg, R. Sebastián, J. Dannehl, F. W. Fuchs, Systematic design of the lead-lag network method for active damping in lcl-filter based three phase converters, *IEEE Transactions on Industrial Informatics* 10 (2014) 43–52.

- [25] L. Harnefors, A. G. Yepes, A. Vidal, J. Doval-Gandoy, Passivity-based controller design of grid-connected vses for prevention of electrical resonance instability, *IEEE Transactions on Industrial Electronics* 62 (2015) 702–710.
- [26] F. Xiao, L. Dong, L. Li, X. Liao, A frequency-fixed sogi-based pll for single-phase grid-connected converters, *IEEE Transactions on Power Electronics* 32 (2017) 1713–1719.
- [27] D. N. Zmood, D. G. Holmes, G. H. Bode, Frequency-domain analysis of three-phase linear current regulators, *IEEE Transactions on Industry Applications* 37 (2001) 601–610.
- [28] A. Etxegarai, P. Eguia, E. Torres, A. Iturregi, V. Valverde, Review of grid connection requirements for generation assets in weak power grids, *Renewable and Sustainable Energy Reviews* 41 (2015) 1501–1514.
- [29] L. Harnefors, Modeling of three-phase dynamic systems using complex transfer functions and transfer matrices, *IEEE Transactions on Industrial Electronics* 54 (2007) 2239–2248.
- [30] D. Pan, X. Ruan, X. Wang, Direct realization of digital differentiators in discrete domain for active damping of lcl-type grid-connected inverter, *IEEE Transactions on Power Electronics* (2017) 1–1.
- [31] E. J. Bueno, A. Hernandez, F. J. Rodriguez, C. Girón, R. Mateos, S. Cobrecas, A dsp-and fpga-based industrial control with high-speed communication interfaces for grid converters applied to distributed power generation systems, *IEEE transactions on industrial electronics* 56 (2009) 654–669.
- [32] T. I. Laakso, V. Valimaki, M. Karjalainen, U. K. Laine, Splitting the unit delay [fir/all pass filters design], *IEEE Signal Processing Magazine* 13 (1996) 30–60.