Person: Algueta-Miguel, Jose M.
Loading...
Email Address
person.page.identifierURI
Birth Date
Research Projects
Organizational Units
Job Title
Last Name
Algueta-Miguel
First Name
Jose M.
person.page.departamento
IngenierĆa ElĆ©ctrica, ElectrĆ³nica y de ComunicaciĆ³n
person.page.instituteName
ORCID
0000-0001-9323-4516
person.page.upna
8574
Name
4 results
Search Results
Now showing 1 - 4 of 4
Publication Open Access Energy-efficient amplifiers based on quasi-floating gate techniques(MDPI, 2021) LĆ³pez MartĆn, Antonio; Garde Luque, MarĆa Pilar; Algueta-Miguel, Jose M.; Beloso Legarra, Javier; GonzĆ”lez Carvajal, RamĆ³n; RamĆrez-Angulo, Jaime; Ingeniaritza Elektrikoa, Elektronikoaren eta Telekomunikazio Ingeniaritzaren; Institute of Smart Cities - ISC; IngenierĆa ElĆ©ctrica, ElectrĆ³nica y de ComunicaciĆ³nEnergy efficiency is a key requirement in the design of amplifiers for modern wireless applications. The use of quasi-floating gate (QFG) transistors is a very convenient approach to achieve such energy efficiency. We illustrate different QFG circuit design techniques aimed to implement low-voltage energy-efficient class AB amplifiers. A new super class AB QFG amplifier is presented as a design example including some of the techniques described. The amplifier has been fabricated in a 130 nm CMOS test chip prototype. Measurement results confirm that low-voltage ultra low power amplifiers can be designed preserving at the same time excellent small-signal and large-signal performance.Publication Open Access Enhanced single-stage folded cascode OTA suitable for large capacitive loads(IEEE, 2018) LĆ³pez MartĆn, Antonio; Garde Luque, MarĆa Pilar; Algueta-Miguel, Jose M.; Cruz Blas, Carlos AristĆ³teles de la; Carvajal, RamĆ³n G.; RamĆrez-Angulo, Jaime; Institute of Smart Cities - ISCAn enhanced single-stage folded cascode operational transconductance amplifier able to drive large capacitive loads is presented. Circuits that adaptively bias the input differential pair and the current folding stage are employed, which provide class AB operation with dynamic current boosting and increased gainbandwidth (GBW) product. Measurement results of a test chip prototype fabricated in a 0.5-Āµm CMOS process show an increase in slew rate and GBW by a factor of 30 and 15, respectively, versus the class A version using the same supply voltage and bias currents. Overhead in other performance metrics is small.Publication Open Access Class AB amplifier with enhanced slew rate and GBW(John Wiley & Sons, 2019) Garde Luque, MarĆa Pilar; LĆ³pez MartĆn, Antonio; Algueta-Miguel, Jose M.; RamĆrez-Angulo, Jaime; GonzĆ”lez Carvajal, RamĆ³n; IngenierĆa ElĆ©ctrica y ElectrĆ³nica; Ingeniaritza Elektrikoa, Elektronikoaren eta Telekomunikazio IngeniaritzarenThe design of a micropower class AB operational transconductance amplifier with large dynamic current to quiescent current ratio is addressed. It is based on a compact and power-efficient adaptive biasing circuit and a class AB current follower using the Quasi-Floating Gate (QFG) technique. The amplifier has been designed and fabricated in a 0.5 um CMOS process. Simulation and measurement results show a slew rate (SR) improvement factor versus the class A version larger than 4 for the same supply voltage and bias currents, as well as enhanced small-signal performance.Publication Open Access 1-V 15-Ī¼W 130-nm CMOS super class AB OTA(IEEE, 2020) LĆ³pez MartĆn, Antonio; Algueta-Miguel, Jose M.; Garde Luque, MarĆa Pilar; Carvajal, RamĆ³n G.; RamĆrez-Angulo, Jaime; Institute of Smart Cities - ISCA super class AB recycling folded cascode amplifier in 130 nm CMOS is presented. It combines for the first time adaptive biasing of the differential input pair, nonlinear current mirrors with current starving and dynamic biasing of the cascode transistors in the output branch. Measurements using a Ā±0.5V supply show slew rate and gain bandwidth product improvement factors of 26 and 112 versus the conventional topology for the same bias currents, yielding the highest combined FoM to date.