Silicon Integrated Subharmonic Mixer on a Photonic-Crystal Platform

Alicia E. Torres-García, José M. Pérez-Escudero, Jorge Teniente, Ramón Gonzalo, Member, IEEE, Iñigo Ederra, Member, IEEE

Abstract—This paper presents a planar silicon integrated subharmonic mixer on top of a photonic-crystal platform. The local oscillator (LO) power is injected through a 2D photonic-crystal (PC) slab to a resonant cavity that effectively couples the signal to a planar bow-tie antenna. The same antenna, which is printed on the top of the PC cavity, contains an antiparallel Schottky diode pair which performs the down-conversion. The proposed design is a simple, easy to integrate, low cost, low profile device. Moreover, the described fabrication process is compatible with active components integration. The performance of the design has been experimentally demonstrated showing good agreement with the simulation and is comparable with the state-of-the-art of planar mixers. The work presented here is based on concepts and technologies from electronics and photonics domains and may be a good starting point for the creation of new devices, allowing the integration and upgrading of existing techniques from both worlds.

Index Terms—Photonic Crystal, Silicon Integration, Subharmonic Mixer, Planar, Terahertz Silicon Platform.

I. INTRODUCTION

The terahertz band has remained underdeveloped for many years, in between the well-established highest frequency microwave technologies and the well-developed optical engineering of infrared detectors. However, recent breakthroughs in fabrication processes and progress in electronic and photonic technologies have boosted the terahertz field. For high resolution applications, where high sensitivity to resolve spectral lines is required, sub-mm heterodyne receivers have proved to be the best solution. This is the case of many planetary remote sensing applications, chemistry and biological spectral marker detectors and new medical imaging applications [1]–[8]. However, most of the implemented devices consist of either a single pixel or arrays based on stacked machined metallic waveguide housing modules. The development of large multi-pixel heterodyne arrays is still a challenge, limiting the mapping ability and scanning velocity of these systems. Recent research works have shown some promising results [9]–[11]. Nevertheless, they are based on either bulky structures or multilayer silicon structures, where the fabrication and alignment requirements increase exponentially with the frequency up scaling (dimensions down scaling). Thus, high level component integration with efficient LO power distribution and coupling are key factors in the development of new heterodyne detectors.

Recently, several studies dealing with electronic devices on silicon-based platforms have been reported as an alternative for highly integrated devices. The basic concept behind these studies comes from the photonics domain, where optical waveguides based on Silicon-on-Insulator (SOI) technology, including optical Photonic-Crystal (PC) waveguides, have been widely investigated [12]. In this context, high-resistivity silicon (HR–Si) has been successfully used as an efficient platform for passive PC-based devices at terahertz frequencies, namely, dielectric PC waveguides [13]–[15], diplexers for integrated communication circuits [16] and high Q-factor resonators for sensing [17]. One step further has been done for PC integration with active components. In [18], a Resonant-Tunneling Diode (RTD) chip was mounted directly onto a PC waveguide where evanescent coupling takes place, resulting in coupling efficiency lower than 0.1%. The same research group presented a RTD detector attached to a PC waveguide connected to a THz fiber demonstrating a 10 Gbit/s error-free data rate communication at 300 GHz [19]. In order to improve mode and impedance matching between the RTD and the PC waveguide, a tapered-slot mode converter printed on an external InP substrate connected to the RTD was used. This showed coupling efficiency higher than 90% with 50 GHz 3-dB bandwidth and achieved real-time error-free data transmission at 32 Gbit/s [20]. In all these approaches, the coupling element and the output lines (read-out lines) were fabricated as separated components and then, welded or attached to the PC slab.

The presented study addresses the design and implementation of a silicon integrated subharmonic mixer on a PC platform. A PC waveguide terminated in a high Q-factor resonant cavity is created in the silicon to inject the LO signal. A bow-tie antenna (which contains the mixer Schottky diode flip-chip) is printed on the top of the PC cavity and optimized for high coupling. In previous works several mixer configurations using PC substrates were proposed [21], [22]. However, in both cases the PC was used to improve the radiating performance of the radiating element, a dipole antenna. The LO injection was based on a conventional waveguide [21] or quasi-optically fed through the PC [22], with low efficiency.

A recent research proposed a metallic waveguide-input three terminal RTD fundamental mixer based on a PC waveguide...
platform operating at 0.3 THz [23]. The device demonstrated 20 dB conversion loss and >10 Gbit/s error-free transmission operating as coherent THz receiver. However, it exhibited low RF-LO isolation (6 dB) and required external bias. In our proposed design, the LO distribution uses the PC guiding possibilities and leads to several improvements. Firstly, although a single-pixel approach is presented, the design can be easily extended into a 2D multi-pixel array. PC waveguides have shown very high transmission even in very sharp bends [24]. Therefore, a low-loss LO distribution network is fully feasible with PC waveguides. Additionally, high RF-LO and RF-IF isolation can be achieved. Lastly, this technology dispenses the use of high precision milling metal housing-blocks which increase the cost and weight of the system.

The contents of this work are organized as follows. First, the general configuration of the proposed subharmonic mixer is presented in Section II. The study and design of a PC silicon platform consisting of a PC waveguide and a PC cavity can be found in Section III. Afterwards, in Section IV, the mixer topology is analysed in terms of the optimum embedding impedances required to obtain the minimum achievable CL. In Section V, the planar antenna is simultaneously optimized for coupling with the LO signal and the RF radiation, while being impedance matched to the anti-parallel diodes. Finally, the fabrication, assembly and measurement of the prototype in terms of noise temperature and conversion loss are detailed in Section VI.

II. GENERAL CONFIGURATION

The 3D view of the proposed approach can be seen in Fig. 1. It consists of an antiparallel Schottky diode (APD) pair connected to a double bow-tie antenna and a coplanar stripline (CPS) filter, which provides the Intermediate Frequency (IF) output. The subharmonic mixer circuit is printed on a silicon dioxide ($SiO_2$) membrane on top of a PC silicon slab. The Local Oscillator (LO) signal is guided within the PC waveguide and coupled to the diodes through the bow-tie antenna that is located on top of a PC cavity. The same printed antenna collects the RF signal coming from the air or from an external quasi-optical element (e.g. silicon lens). The LO port corresponds to a WR-08 rectangular waveguide that is connected to the PC waveguide by a linear transition. The proposed prototype is optimized to operate at LO frequency ($f_{LO}$) around 100-105 GHz and RF frequency ($f_{IF}$) bandwidth from 200-220 GHz; which lead to IF output frequencies ($f_{IF}$) around 0-15 GHz (i.e. $f_{IF} = |f_{RF} - 2f_{LO}|$).

III. SILICON PHOTONIC-CRYSTAL PLATFORM

The first step in the silicon integrated mixer design is the Photonic-Crystal study. Photonic-Crystals are artificial periodic structures where the periodicity can be defined in one, two, or three orthogonal directions. If the wavelength of the incident wave is in the same order of magnitude of the periodicity, and the difference between dielectric constants is high enough, a frequency range where the propagation is impossible (i.e. a photonic band gap) can happen in certain directions for certain polarizations [12].

2D PC waveguides can be constructed by creating defects in a row (e.g. removing cylinders, changing their radius . . . ) of a 2D PC slab [25]. The waveguide behaviour is obtained by the combination of guiding in the crystal periodicity plane with index confinement in the vertical direction, provided by total internal reflection. These 2D PC waveguides have gained large attention in the last years and have enabled the development of complex Photonic Integrated Circuits (PICs). [13], [26], [27].

The design of the line defect Photonic-Crystal waveguide, which will serve to guide the LO signal in the mixer, begins with the study of a PC structure with a band gap in the desired frequency range. Furthermore, the index contrast between the dielectric and the air must be large enough to guarantee confinement of the waves in vertical direction. In our work, high resistivity silicon is used as platform. It has been chosen because of its very low losses, easy etching, and maturity of silicon devices fabrication and integration in active devices.

From [28], the maximum thickness of an slab satisfying the single mode condition is:

$$h_m = \frac{\lambda_0}{2\pi} \frac{1}{\sqrt{n_1^2 - n_2^2}} \left[ \pi + \arctan \frac{\sqrt{n_2^2 - n_1^2}}{\sqrt{n_1^2 - n_2^2}} \right]$$  \hspace{1cm} (1)$$

where $\lambda_0$ is the free space wavelength, $n$ is the refraction index (RI) of the guiding layer, $n_1$ and $n_2$ are the RI of the upper and lower cladding, respectively. The use of a cladding is almost imperative in photonics, where single mode slabs are very thin and, besides, supports for the structures are needed. On the contrary, scaling this technology to the sub-mm range allows using thicker slabs, which can be used as self-supported
structures. From (1), the maximum thickness, $h_{max}$, for single mode operation up to 105 GHz is 418 $\mu$m. Thinner slabs will provide weak wave confinement (i.e. the guided mode will be very close to the light cone) and thicker slabs generate higher order modes, which can eliminate the band-gap. Thus, a commercial 400 $\mu$m thick silicon slab was selected.

A. Photonic-Crystal Design

The selected periodic structure is formed by air holes etched in a silicon slab ($\varepsilon_r = 11.67$) and arranged in a 2D periodical hexagonal lattice, with lattice constant $a$. A silicon dioxide membrane ($h_{SiO_2} = 0.003a$) is placed on the top and bottom faces of the silicon slab (see Fig. 1). The band diagram for the PC slab was obtained with the Plane Wave Expansion (PWE) solver of the commercial solver OptiwaveFDTD15 (see Fig. 2(a)). For the analysis, the silicon slab was embedded in a 7$a$ air box. The slab is in the $xy$-plane and the direction normal to the slab is $z$. With these coordinates, $TE$-like modes are those in which $E_x, E_y$ and $H_z$ are the dominant field components, whereas $TM$-like modes are those in which $H_x, H_y$ and $E_z$ are the dominant field components. The dispersion diagram shows a band-gap for $TE$-like modes (even modes) from 0.28 to 0.4 normalized frequency. The selected radius of the air cylinders ($r$) and the slab thickness ($h_s$) are 0.33$a$ and 0.43$a$ respectively.

B. Photonic-Crystal Waveguide

Once we have a structure with a band gap, a row of air cylinders is completely removed from the 2D lattice plane to create a channel, which will act as a waveguide [29]. Due to the introduced perturbation, defect states are created. If these states fall within the band gap, the periodic structure around the guiding channel will provide field confinement in the waveguide in the $'xy'$-plane in this frequency range [12]. The field confinement in the vertical direction is achieved by total internal reflection at the silicon-air interface.

Fig. 2: (a) Band diagram for a hexagonal lattice of air cylinders in silicon ($\varepsilon_r = 11.67$, $r = 0.33a$, $h_s = 0.43a$) for $TE$-like (red lines) and $TM$-like (blue lines) polarizations. The inset shows the irreducible Brillouin zone. The light grey color highlights the region outside the light cone. (b) Dispersion diagrams of $TE$-like (red lines) and $TM$-like (blue lines) modes of a 7x1 supercell in the line defect PC slab. The clear grey regions correspond to the slab bands.

Fig. 3: (a) Photograph of the back-to-back WR-08 waveguide excited line defect PC waveguide, with detail of the linear taper, the holes and the waveguide channel. (b) Comparison between the predicted and measured response of the back-to-back transition.

For evaluation of the line defect, the PC waveguide dispersion diagram was computed using a $7 \times 1$ supercell, Fig. 2(b). New guided modes appear within the frequency band gap of the original PC. The $TE$-like mode bandgap is sufficient to confine these guided modes in the waveguide. In our case, only $TE$ modes of the line defect waveguide will be excited, and they will not couple to the $TM_z$ modes of the Photonic-Crystal structure due to field mismatch.

A back-to-back structure (Fig. 3(a)) was designed to evaluate the performance of the PC waveguide. To this aim, a transition from rectangular metallic waveguide to PC waveguide will be used. By means of this transition, the fundamental mode of a rectangular waveguide ($TE_{01}$) excites the dominant field components of $TE$-like modes in the PC waveguide. The silicon slab must be aligned with the rectangular waveguide E-Plane and a linear taper was created in the silicon slab to improve the coupling and matching. In addition, it helps to align and fit the PC waveguide and the WR-08 waveguide aperture. The silicon taper length ($L_T$) was optimized and the resulting optimum length was found to be 2.5 mm and its width 930 $\mu$m. With these dimensions, the fundamental mode of the metallic waveguide is adiabatically coupled to the PC waveguide mode, entailing low insertion losses and return losses higher than 29 dB in the LO frequency range (see Fig. 3). The lattice constant $a$ is chosen to be 930 $\mu$m, i.e. 0.33$a_0$ at 105 GHz. This will be the frequency for the LO signal. The air cylinder radius are $r = 306 \mu$m (0.33$a$), the total length of the analysed PC waveguide is 11.16 mm (12$a$) and the total width of the slab is 7.9 mm ($8.5a$). Finally, the HR-Si slab is 400 $\mu$m thick and its parameters are: $\varepsilon_r = 11.67$ and $\rho \approx 10^3 \Omega - cm$.

The back-to-back transition from WR-08 waveguide to PC waveguide was fabricated and measured at the Public University of Navarra’s facilities. The manufacturing procedure is described in Section V. An Agilent PNA-X N5242A Microwave Network Analyser with two OML F-Band VNA Extenders were used for the characterization. The measured transmission and reflection coefficients, presented in Fig. 3(b), show very good agreement with respect to the predictions, calculated with Ansys HFSS. There is a transmission band

2156-342X © 2020 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work.
with about 18% fractional bandwidth (from 98 to 117 GHz) which corresponds to the transmission in the 0.3 to 0.37 band of normalized frequencies (Fig. 2 (b)). The losses associated with the PC waveguide were estimated as 0.64 dB/cm from simulation whilst the transition from WR-08 to PC waveguide contributes with 0.005 dB. The losses of the evanescent modes above the light line are not appreciated in the transmission response due to the relatively short length (∼3λ0) of the PC waveguide. Similar behaviours has been reported in [14], [30]. Note also that since the PC waveguide is intended for LO injection, narrow band is required. Therefore, even if a longer waveguide were required it would be broadband enough to accommodate the LO signal.

C. Photonic-Crystal Cavity

Reported studies in the state-of-the-art of PC integration with active components highlight that the current challenge lies in mode and impedance matching between the active device and the photonic waveguide for maximum coupling efficiency [26]. Here, we propose a solution, which allows the whole receiver front-end integration in the same substrate with a high coupling efficiency, while preserving planarity and guaranteeing compatibility with active semiconductor device fabrication.

In order to effectively couple the LO signal, guided through the PC waveguide, to the mixer diodes, the found solution was based on the design of a PC resonant cavity, which will be fed by the PC waveguide. The PC cavity was obtained by removing one air cylinder as is shown in Fig. 4(a). This cavity is separated from the PC waveguide by one hole.

By doing this, we introduce a new defect state in the PC where the field will be highly resonant. The E-Field distribution at the resonant frequency (105 GHz) of the proposed PC cavity can be seen in Fig. 4(a). The field distribution of the resonant response must be studied in detail to find the ideal planar antenna shape and orientation. The vector field distribution, for the E and H−planes can be seen in Fig. 4 (b and c).

To verify the performance of the PC cavity, a prototype was manufactured and tested. A plastic housing jig that ensures alignment between the metal waveguide and the PC waveguide was 3D-printed. The inset in Fig. 5(b) shows the assembled device connected to the metallic flange of the WR-08 waveguide for the return loss measurement. The measured return losses, presented in Fig. 5 (a), exhibit very good agreement with the simulations. A resonant peak, with return loss higher than 20 dB at 105 GHz can be seen. This resonance frequency will be selected for the LO injection to the mixer.

IV. MIXER TOPOLOGY

The general overview of the proposed mixer was introduced in Section II. An antiparallel Schottky-diode pair (ADP) is the selected mixing element and will be placed in the centre of the PC resonant cavity, connected to a planar antenna. It is known that if integrated diodes are used, better performance can be achieved, especially when the operating frequency increases. However, for this proof of concept prototype VDI SC1T2-D20
It must provide high rejection for the \( \text{LO} \) impedances and coupling effects.

**A. Filter Design**

The low-pass filter is an essential component in the mixer. It must provide high rejection for the \( \text{LO} \) and \( \text{RF} \) frequency bands and allow adjusting the diode embedding impedance. In our design the filter runs on the PC substrate. However, when placing the CPS lines on the PC substrate, an abrupt impedance change is obtained due to the change in the dielectric permittivity between the dielectric and air regions. Therefore, the line by itself will act as a low-pass filter, due to the high/low impedance sections and its stop frequency band will depend on the PC periodicity and parameters. A CPS line as the one shown in Fig. 7(a), where the width of the metallic strips is 90 \( \mu \text{m} \) and the separation is also 90 \( \mu \text{m} \), was simulated in HFSS and the obtained S-Parameters are: \( P_{\text{LO}} = 1.5 \text{ dBm} \) and \( P_{\text{RF}} = -30 \text{ dBm} \). The optimum mixer conversion losses vs \( \text{LO} \) power can be seen in Fig. 6(a), where the best \( \text{RF} \) and \( \text{LO} \) impedance values from the Load-Pull simulations, which are listed as an inset in Fig. 6(b), were employed. Thus, these impedances will be our design goal for the whole assembled mixer.

This study only considers the internal parameters of the diodes. Therefore, in order to take into account the 3D full diode model in our design (which means including the parasitic impedance in the simulation), all the diode epitaxial layers and packaging structures are included in the HFSS full-wave simulation in a realistic environment, as can be seen in Fig. 1. The 3D-model for the VDI antiparallel Schottky diodes have been previously created by our group and can be found elsewhere [33]. Besides, a thin layer of silver epoxy (EPOTEK H20E) which will be used to weld the diodes is also included. Finally, it should be noted that the diode structure represents a small portion of the entire simulated structure. Accordingly, a mesh resolution of 0.01 \( \mu \text{m} \) was imposed for the air finger environment and 0.1 \( \mu \text{m} \) for the rest of the diode layers in HFSS to ensure an accurate simulation that takes into account the main parasitic impedances and coupling effects.

### A. Filter Design

The low-pass filter is an essential component in the mixer. It must provide high rejection for the \( \text{LO} \) and \( \text{RF} \) frequency bands and allow adjusting the diode embedding impedance. In our design the filter runs on the PC substrate. However, when placing the CPS lines on the PC substrate, an abrupt impedance change is obtained due to the change in the dielectric permittivity between the dielectric and air regions. Therefore, the line by itself will act as a low-pass filter, due to the high/low impedance sections and its stop frequency band will depend on the PC periodicity and parameters. A CPS line as the one shown in Fig. 7(a), where the width of the metallic strips is 90 \( \mu \text{m} \) and the separation is also 90 \( \mu \text{m} \), was simulated in HFSS and the obtained S-Parameters are: \( P_{\text{LO}} = 1.5 \text{ dBm} \) and \( P_{\text{RF}} = -30 \text{ dBm} \). The optimum mixer conversion losses vs \( \text{LO} \) power can be seen in Fig. 6(a), where the best \( \text{RF} \) and \( \text{LO} \) impedance values from the Load-Pull simulations, which are listed as an inset in Fig. 6(b), were employed. Thus, these impedances will be our design goal for the whole assembled mixer.

This study only considers the internal parameters of the diodes. Therefore, in order to take into account the 3D full diode model in our design (which means including the parasitic impedance in the simulation), all the diode epitaxial layers and packaging structures are included in the HFSS full-wave simulation in a realistic environment, as can be seen in Fig. 1. The 3D-model for the VDI antiparallel Schottky diodes have been previously created by our group and can be found elsewhere [33]. Besides, a thin layer of silver epoxy (EPOTEK H20E) which will be used to weld the diodes is also included. Finally, it should be noted that the diode structure represents a small portion of the entire simulated structure. Accordingly, a mesh resolution of 0.01 \( \mu \text{m} \) was imposed for the air finger environment and 0.1 \( \mu \text{m} \) for the rest of the diode layers in HFSS to ensure an accurate simulation that takes into account the main parasitic impedances and coupling effects.

### A. Filter Design

The low-pass filter is an essential component in the mixer. It must provide high rejection for the \( \text{LO} \) and \( \text{RF} \) frequency bands and allow adjusting the diode embedding impedance. In our design the filter runs on the PC substrate. However, when placing the CPS lines on the PC substrate, an abrupt impedance change is obtained due to the change in the dielectric permittivity between the dielectric and air regions. Therefore, the line by itself will act as a low-pass filter, due to the high/low impedance sections and its stop frequency band will depend on the PC periodicity and parameters. A CPS line as the one shown in Fig. 7(a), where the width of the metallic strips is 90 \( \mu \text{m} \) and the separation is also 90 \( \mu \text{m} \), was simulated in HFSS and the obtained S-Parameters are: \( P_{\text{LO}} = 1.5 \text{ dBm} \) and \( P_{\text{RF}} = -30 \text{ dBm} \). The optimum mixer conversion losses vs \( \text{LO} \) power can be seen in Fig. 6(a), where the best \( \text{RF} \) and \( \text{LO} \) impedance values from the Load-Pull simulations, which are listed as an inset in Fig. 6(b), were employed. Thus, these impedances will be our design goal for the whole assembled mixer.

This study only considers the internal parameters of the diodes. Therefore, in order to take into account the 3D full diode model in our design (which means including the parasitic impedance in the simulation), all the diode epitaxial layers and packaging structures are included in the HFSS full-wave simulation in a realistic environment, as can be seen in Fig. 1. The 3D-model for the VDI antiparallel Schottky diodes have been previously created by our group and can be found elsewhere [33]. Besides, a thin layer of silver epoxy (EPOTEK H20E) which will be used to weld the diodes is also included. Finally, it should be noted that the diode structure represents a small portion of the entire simulated structure. Accordingly, a mesh resolution of 0.01 \( \mu \text{m} \) was imposed for the air finger environment and 0.1 \( \mu \text{m} \) for the rest of the diode layers in HFSS to ensure an accurate simulation that takes into account the main parasitic impedances and coupling effects.

**B. Antenna Design**

The core of an integrated planar receiver is the planar antenna and the antenna-mixer matching. The coupling efficiency between the planar antenna and the incoming radiation is the first loss the signal encounters in the receiver, which contributes directly to the receiver noise figure (noise temperature in radiometry) [35]. This topic has been extensively studied and a very good solution has arisen thanks to the use of dielectric lenses. High dielectric lenses offer a solution for the undesired surface wave mode excitation and may increase the antenna gain by a \( n^2 \) factor, where \( n \) is the refractive index. Lens antennas with high gain (> 30 dB) over larger bandwidth (> 20 %) can be found in [36]–[38]. However,
this kind of antennas presents the disadvantage of having low aperture efficiency. A recent solution can be found in leaky-wave antennas (LWA) employed as lens illuminator. Thus, very high aperture efficiencies and gaussianity up to 1.9 THz have been reported [11], [39], [40]. Nevertheless, not much work has been found oriented to optimizing the antenna-mixer matching and the LO coupling in a planar configuration as is the one presented here. Therefore, the simultaneous RF and LO matching in the planar heterodyne mixer is the matter that will focus the major efforts in this research.

Most of the reported research about integrated planar mixer and detectors are based in Coplanar waveguide transmission lines (CPW). With this technology, slot antennas are the most natural solution. These antennas radiate mainly towards the substrate side where usually a high dielectric constant lens is integrated. The advantage of using CPW technology over microstrip or coplanar stripline (CPS) in those designs is out of discussion. Nevertheless, in our proposed approach, a ground plane cannot be used. Another look into the field distribution at the resonant frequency in the PC cavity (Fig. 4) indicates that the E-Field is parallel to the slab and is not zero at the silicon-air interface. Therefore, the proposed design will be based on CPS technology.

In this planar integrated antenna mixer design, several factors must be taken into account. The geometry and orientation of the antenna must serve a double function. The first one is to effectively couple the LO signal from the cavity to the non-linear mixing element, namely the Schottky diodes. The second one is to couple the incoming RF signal to the same mixing element. The Load-Pull analysis in Section IV shows that the selected antenna should present an inductive performance for both LO and RF frequencies to compensate the diode intrinsic capacitive behavior. Therefore, the simultaneous RF and LO matching in the planar heterodyne mixer will be discussed.

Different printed dipole based antennas were studied keeping in mind all the condition previously explained. The resonant length of a half-wave printed dipole on a 0.14λ₀ thick substrate (εᵣ=10) is around 0.19λ₀, while the full-wave resonance happens around 0.31λ₀ [41]. The input impedances are about 25 and 150 Ω for a half-wave and full-wave dipole, respectively. Therefore, by choosing these dipole lengths, matching for LO and RF frequencies cannot be simultaneously obtained, since the load-pull analysis determines that the embedding impedance must be higher than 100 Ω and present an inductive component. Nevertheless, for a full-wave resonant length at LO frequency, the RF resonance (around twice the LO) also exhibits high impedance values.

The bow-tie printed antenna is a natural modification of dipole antennas and is commonly used when some specific or wider bandwidth input impedance is required. Moreover, double element antennas are usually preferred over single element antenna designs because they provide higher radiating resistance and more symmetric beam patterns, leading to higher Gaussian beam efficiency [42]. In our case, the double-bow-tie antenna was the structure that showed the impedance closest to our needs. The best results were obtained for the dimensions listed in Table I.

### TABLE I: Double Bow-tie Antenna and CPS Filter Dimensions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Design</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lₐ</td>
<td>Bow-tie length</td>
<td>1330 µm</td>
<td>1320 µm</td>
</tr>
<tr>
<td>Sₐ</td>
<td>Bow-tie separation</td>
<td>550 µm</td>
<td>545 µm</td>
</tr>
<tr>
<td>s</td>
<td>Feed separation</td>
<td>80 µm</td>
<td>82 µm</td>
</tr>
<tr>
<td>w</td>
<td>Feed width</td>
<td>50 µm</td>
<td>49 µm</td>
</tr>
<tr>
<td>α</td>
<td>Bow-tie angle</td>
<td>40 °</td>
<td>40 °</td>
</tr>
<tr>
<td>hₘ</td>
<td>Membrane thickness</td>
<td>3 µm</td>
<td>3.3 µm</td>
</tr>
<tr>
<td>hₛ</td>
<td>Substrate thickness</td>
<td>400 µm</td>
<td>401 µm</td>
</tr>
<tr>
<td>Wₗ</td>
<td>CPS High-Z sections width</td>
<td>40 µm</td>
<td>42 µm</td>
</tr>
<tr>
<td>Wₛ</td>
<td>CPS Low-Z sections width</td>
<td>130 µm</td>
<td>130 µm</td>
</tr>
<tr>
<td>sₘ</td>
<td>CPS High-Z sections sep.</td>
<td>200 µm</td>
<td>199 µm</td>
</tr>
<tr>
<td>sₛ</td>
<td>CPS Low-Z sections sep.</td>
<td>20 µm</td>
<td>21 µm</td>
</tr>
<tr>
<td>L₁ₘ</td>
<td>CPS Length of Low/High</td>
<td>307 µm</td>
<td>306 µm</td>
</tr>
<tr>
<td>L₁ₛ</td>
<td>CPS Length of Low/High</td>
<td>158 µm</td>
<td>159 µm</td>
</tr>
<tr>
<td>L₂ₘ</td>
<td>CPS Length on SiO₂/Si</td>
<td>307 µm</td>
<td>306 µm</td>
</tr>
<tr>
<td>L₂ₛ</td>
<td>CPS Length on SiO₂/Si</td>
<td>158 µm</td>
<td>159 µm</td>
</tr>
</tbody>
</table>

**Fig. 8:** Double bow-tie antenna (see Fig. 1) input impedance for the dimensions listed in Table I.

1) **Input impedance:** The input impedance for the final double bow-tie design can be seen in Fig. 8. For the desired RF frequencies (200-220 GHz), similar values to those obtained in the Load-Pull analysis are achieved.

2) **Radiation Pattern:** The radiation performance of the double bow-tie on the PC cavity was evaluated. The power radiated by the structure is divided into two parts. One part propagates into the air, whilst the other part is radiated through the substrate as can be seen in Fig. 9 (black lines) where the directivity us frequency is shown. A back-metal reflector could be included at approximately 3/4λ₀@RF to improve the front to back radiation (it could not be placed closer not to affect the performance of the PC). With the back-metal plane, constant directivity values about 8 dB can be obtained for the RF frequency band as it is presented in Fig. 9 (red lines). Nevertheless, it must be pointed out that the insertion of the metal reflector implies an extra layer in the design and could compromise the simplicity and planarity of the prototype.

Additionally, the simulated radiation efficiency of only the double bow-tie antenna on the PC platform was also included in Fig. 9 and exhibits mean values of 85 %. The deduction of the substrate modes that do not contribute to the main radiation was included in its calculation. Furthermore, an extra simulation, taking into account the full structure of the diode, the silver epoxy material and the CPS filter was performed presenting a mean value of radiation efficiency of 43 %
Fig. 9: Simulated directivity vs RF frequency of the double-bow-tie on top of the silicon PC cavity without and with a back metal reflector (left axis). Radiation efficiency of the double-bow-tie on top of the silicon PC cavity without and with the diode (right axis).

Fig. 10: Simulations of the co-polar radiation patterns in the E-plane ($yz$-plane) and H-Plane($xz$-plane) and cross-polar in D-plane ($45^\circ$-plane) according to Ludwig 3 definitions of the double-bow-tie on top of the silicon PC cavity at 215 GHz. (a) Without and (b) with a back-metal reflector.

Within the RF band. The new layout contains lossy materials around the port which introduce extra losses in the design. Nevertheless, this is a more realistic simulation of the mixer radiation performance.

The co-polar radiation patterns in the E-plane ($yz$-plane) and H-Plane ($xz$-plane) and the cross-polar radiation patterns in D-plane ($45^\circ$-plane) are shown Fig. 10 for $f_{RF} = 215$ GHz. According to the employed Ludwig third definition, the diagonal plane is the one that shows the worst cross-polar level with a critical point at $\phi = 45^\circ$ and $\theta = 45^\circ$. Ripples due to the existence of some substrate modes can be seen, emphasized in the $H$-Plane where the PC is not periodical, since it corresponds the plane of the defected PC line. However, even though the PC that surrounds the antenna is not designed to work in the RF band, it decreases the effective dielectric constant and reduces the excitation of substrate modes.

3) Coupling: With this configuration, the antenna is also used to couple the LO power to the diodes. Therefore, coupling between the LO signal and diode-ports on the antenna has been studied, Fig. 11. The LO-Diode coupling obtained from the S-parameters simulation is $-6.3$ dB, which means that approximately 23% of the LO power is coupled to each diode. However, it must be pointed out that the simulations include the two diode ports. Thus, the LO power is divided between both diodes. The coupling efficiency between the bow-tie and the PC waveguide (considering the coupling of both diodes) is higher than 45%.

Furthermore, in any mixer it is necessary to have good isolation between ports. In Fig. 11 we can see both coupling and ports isolation. There is a high rejection ($\geq 24$ dB) from the diodes to the IF output at both RF ($210$ GHz-230 GHz) and LO ($105$ GHz) frequencies. Besides, good isolation between the LO and the diodes ports (RF port) at RF frequency is achieved ($\geq 25$ dB). Finally, the return losses of the antenna connected to the diode were obtained considering the diode impedance resulting from the non-linear analysis and are shown in Fig. 11(b) (green line). Good matching bandwidth ($S11 < -10$ dB) is achieved from 205 to 220 GHz, with a minimum, below -20 dB, obtained around 215 GHz.

V. SILICON INTEGRATED SUBHARMONIC MIXER PERFORMANCE

The S-Parameters from the 3D full-wave simulated mixer (Fig. 1) are imported to Keysight ADS software for the Harmonic Balance (HB) analysis. The Conversion Losses (CL) and the Equivalent Noise Temperature (ENT) of the whole sub-harmonic mixer are shown in Fig. 12. The LO input power at 103.5 GHz (red lines) and 105 GHz (blue lines) has been...
swept from 6 dBm to 16 dBm, for different IF frequency values (namely, 2 GHz, 4 GHz and 8 GHz).

Although the PC cavity was designed to maximize coupling at 105 GHz, when the bow-tie antenna is introduced the resonance is slightly shifted to lower frequencies. That is why the best coupling is obtained for $f_{LO} = 103.5$ GHz which implies that lower LO power is needed to pump the diodes as can be seen in Fig. 12. We can observe that the best absolute conversion loss value, 8 dB, is achieved for $f_{LO} = 105$ GHz when the LO power is 13 dBm and $f_{IF} = 4$ GHz. Likewise, the best absolute equivalent noise temperature is 1438 K and is obtained for the same LO power and frequency values. Furthermore, for $f_{LO} = 103.5$ GHz, better mean CL and ENT are achieved in a wider bandwidth. Additionally, from the non-linear analysis in ADS, the best coupling efficiency between the LO signal and the diodes is 54% and was obtained with $P_{LO} = 12$ dBm and $f_{LO} = 103$ GHz.

The mixer RF bandwidth performance can be seen in Fig. 13, where the CL and ENT are simulated for $f_{LO} = 103.5$ GHz and $P_{LO}$ in the range between 7 dBm and 12 dBm.

VI. FABRICATION AND MEASUREMENTS

The mixer fabrication and assembly was carried out at the UPNA’s facilities. For the PC fabrication, the first step is to deposit 3 μm of Silicon Dioxide ($SiO_2$) on the 400 μm-thick high-resistivity silicon wafer by means of evaporation using an Angstrom e-Beam evaporator. The second step is etching the alignment marks. These are required to align the metallic circuits (antenna and CPS filter) with the PC structure. The alignment marks were etched using a 3 step-Bosch Deep Reactive Ion Etching (DRIE) procedure. Afterwards, the antenna and CPS filter were fabricated by conventional photolithography with 20 nm of Cr, followed by 2 μm of Cu and 30 nm of Au, in order to avoid oxidation. The last step is etching of the air cylinders backside, employing the same DRIE process used for the alignment marks. The $SiO_2$ membrane acts as a stopping layer in the Bosch silicon etching, protecting the metal circuits.

The antiparallel VDI flip-chip Schottky diode was welded to the antenna pads using EPO-TEK-H20E silver loaded epoxy adhesive. The epoxy and the diode were placed using a wire bonding and die placing machine (TPT HB16D). Fig. 14 shows the details of the fabricated prototype. Finally, the silicon structure was assembled in a 3D printed housing box, and the final result can be seen in Fig. 15. The IF output consists of a SMA end launch connector attached to the silicon slab using two through holes.

The diode manual welding is the part of the manufacturing process where the largest errors can be introduced. Nevertheless, it is still the most cost-effective solution in small facilities to design and proof-concept first prototypes, as is the case of this work. Still, the above fabrication procedure is fully compatible with semiconductor active manufacturing process. Thus, the diode and the silicon PC structure could be fabricated altogether. Another approach, to avoid the manual diode welding, could be to use GaAs membrane beamlead Schottky diode technology [43], [44].

A picture of the setup for the measurement of the subharmonic mixer, is shown in Fig. 16. The Y-Factor gain method [45]–[47] was employed, using liquid nitrogen and a room temperature absorber as cold and hot loads.

The IF chain consists of two LNA amplifiers (GAMP0100.0600SM10 [48]) with 35 dB gain and 1.8 dB Noise Figure (NF). The LO signal is generated with a millimetre wave generator (ELVA G4-143f) and the silicon integrated subharmonic mixer is directly connected to its WR-08 output waveguide. Finally, the IF output power was measured for a fixed LO frequency from 1 to 6 GHz in 1 GHz steps. The measured mixer results, i.e. Equivalent Noise Temperature and Conversion Loss at 103.5 and 105 GHz with $P_{LO} = 13$ dBm, are shown in Fig. 17.

New simulations including a misalignment between the antenna and the PC slab during the fabrication process were done.
Fig. 14: (a) Picture collage of the antenna at the microscope with back illumination. The silicon dioxide membrane is transparent and the suspended parts of the antenna and the filter can be seen. (b) 50X back-view of the VDI diode at the microscope before welding. (c) Picture of the welded diode.

Fig. 15: Picture of the mixer before the IF end-launcher connector assembly on the left and final assembled device on the right.

(i.e. the antenna is not exactly at the center of the resonant cavity). This misalignment was measured to be 10 and 12 $\mu$m in the $x$ and $y$ directions, respectively. Other dimensions, as can be those related directly with conventional photolithography and DRIE process, were measured and found to be in good agreement with their nominal values (see Table I). The S-parameters related with the LO-Diode coupling taking into account the fabrication errors are included in Fig. 11 (a) (dotted lines). They show certain decrease in the coupling efficiency which causes that higher LO power will be required. The ENT and CL obtained from new simulation in HFSS and ADS including the fabrication misalignment can be also seen in the same Fig. 17 for comparison.

For $f_{LO} = 103.5$ GHz the best measured ENT value is 1668 K obtained at 4 GHz and the mean value for the whole measured IF band is 2400 K. Moreover, for $f_{LO} = 105$ GHz, the best measured ENT value was 1527 K at 5 GHz. For the same LO frequency, the mean value for the whole measured IF band is 4370 K. As can be seen, the power needed to obtain the best ENT values is higher than the ideal one due to the $LO$-antenna coupling decrease caused by the misalignment. In particular, the best simulated results including the fabrication deviation are obtained with $P_{LO} = 12$ dBm and $P_{LO} = 14$ dBm for $f_{LO} = 103.5$ GHz and $f_{LO} = 105$ dBm respectively (see Fig. 17), whereas it was achieved for $P_{LO} = 9$ dBm and $P_{LO} = 13$ dBm in the ideal simulations (see Fig. 12). The respective simulated and measured CL can be seen in Fig. 17(b). The measured mean CL is 11.8 dB for $f_{LO} = 103.5$ GHz (red line) and 13.5 dB for $f_{LO} = 105$ GHz (black line).

Fig. 16: Mixer setup for Y-factor characterization.

Fig. 17: Comparison of measured and simulated (a) Equivalent Noise Temperature and (b) Conversion Losses including fabrication misalignments for $f_{LO} = 103.5$ GHz (red lines) and $f_{LO} = 105$ GHz (black lines).

VII. CONCLUSIONS

The theory and demonstration of an integrated subharmonic mixer on a silicon PC platform have been presented in this work. Table II shows a comparison between this work and the state-of-the-art for room-temperature subharmonic mixers with...
different technologies. First references [49]–[53] correspond to conventional metallic block housings and metallic waveguides for LO and RF signals. The previously mention superiority of membrane Schottky integrated fabrication can be seen in [51]. Until now, this technology has been the best proven solution to compensate the ohmic losses from metal-based transmission lines and passive components at high frequencies. However, such implementations increase the complexity and cost and restrict the compactness and reliability of terahertz integrated circuits.

Afterwards, the reported state-of-the-art for receivers based on planar antenna placed on silicon lenses [54], [55] and on a 3D EBG structures [21], [22] is presented. The LO and RF are external signals for these last ones. In those approaches, the requirement of an external high power LO source is an additional limitation. From the previous comparison can be seen that, the results of this work are not far from the state-of-the-art. Nevertheless, additional advantages may be obtained with the presented approach from the point of view of weight, cost and full circuit integration. A monolithic heterodyne receiver, as the one presented here, is a very attractive solution, which may allow the realization of compact two-dimensional multi-pixel array.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>RF (GHz)</th>
<th>ENT (K)</th>
<th>CL (dB)</th>
<th>(P_{LO}) (mW)</th>
<th>(IF) (BW) (GHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[49]*</td>
<td>170-260</td>
<td>600-1200</td>
<td>8(mean)</td>
<td>3-6</td>
<td>&lt;36</td>
</tr>
<tr>
<td>[50]*</td>
<td>198-238</td>
<td>1384-1848</td>
<td>&lt;7</td>
<td>3.1</td>
<td>-</td>
</tr>
<tr>
<td>[51]*</td>
<td>183</td>
<td>450-720</td>
<td>-</td>
<td>1</td>
<td>13.4</td>
</tr>
<tr>
<td>[52]*</td>
<td>170-210</td>
<td>550</td>
<td>5.5</td>
<td>5</td>
<td>20</td>
</tr>
<tr>
<td>[53]*</td>
<td>210-220</td>
<td>&gt; 1500</td>
<td>&gt;8.4</td>
<td>10</td>
<td>-</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Ref.</th>
<th>RF (GHz)</th>
<th>ENT (m)</th>
<th>CL (dB)</th>
<th>(P_{LO}) (mW)</th>
<th>(IF) (BW) (GHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[21]*</td>
<td>250</td>
<td>3000(m)</td>
<td>11.5</td>
<td>5-6</td>
<td>-</td>
</tr>
<tr>
<td>[22]*</td>
<td>90</td>
<td>3300-4000(m)</td>
<td>-</td>
<td>-60</td>
<td>-</td>
</tr>
<tr>
<td>[54]</td>
<td>182</td>
<td>1820</td>
<td>6.3</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>[55]</td>
<td>335</td>
<td>1750</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>This Work</td>
<td>200-220</td>
<td>2400(m)</td>
<td>11.8</td>
<td>20</td>
<td>1-6</td>
</tr>
</tbody>
</table>

a Schottky diode, unspecified technology. 
\(T_{DSB} = 2 * T_{SSB}\).
b Flip-Chip Schottky diode on suspended microstrip.
c GaAs membrane lead Schottky on suspended stripline.
d Flip-Chip Schottky diode on 3D EBG wood-pile based substrate.
* Converted from SSB where CL is usually 3dB more than DSB CL.
(s) Simulated result.
(m) Measured result.

ACKNOWLEDGMENT

The authors would like to thank financial support by the Spanish Ministry of Science and Innovation, Dirección General de Investigación y Gestión del Plan Nacional de I+D+i, Subdirección General de Proyectos de Investigación, Project No. TEC2013-47753-C3-1-R, TEC2014-61817-EXP and TEC2016-76997-C3-1-R.

REFERENCES

Jorge Teniente was born in Lodosa, Navarra, Spain, in 1973. He received the M.Sc. and Ph.D. degrees in telecommunication engineering from the Public University of Navarra (UPNA), Pamplona, Spain. Since 1997, he has been with the Antenna Group, Public University of Navarra. From 1999 to 2000, he was fifteen months with the European Space Research and Technology Centre (ESTEC), ESA, Noordwijk, The Netherlands and in 2002, he joined as a Research Scientist for 4 months at the ESA Project StarTiger 1, Rutherford Appleton Laboratory, Oxfordshire, England. He is a member of the Institute of Smart Cities, UPNA.

Ramón Gonzalo (M’94) received the M.Sc. and Ph.D. degrees (Hons.) in Ingeniero de Telecomunicación from the Public University of Navarra (UPNA), Pamplona, Spain. Since 1995, he has been with the Antenna Group, Electrical and Electronic Engineering Department, UPNA, where he is currently a Full Professor. From 1997 to 1998, he was a Research Fellow of the Antenna Section, ESA-ESTEC, Noordwijk, The Netherlands. From 2008 to 2010, he was the Head of the Electrical and Electronic Engineering Department. He is a member of the Institute of Smart Cities, UPNA, Pamplona. He has authored over 60 journal publications in peer-reviewed magazines and 100 conference papers related to his research lines. Dr. Gonzalo was a co-recipient of the LAPC 2006, LAPC 2007, and IWAT 2007 Best Paper Award.

Iñigo Ederra (M’2015) received the Ingeniero de Telecomunicación and Ph.D. degrees from the Universidad Pública de Navarra, Pamplona, Spain, in 1996 and 2004, respectively. In 1997, he joined the Microwave and Millimetre Wave Group, Universidad Puiblica de Navarra. From 1999 to 2000 he was with the European Space Research and Technology Centre (ESTEC), ESA, Noordwijk, The Netherlands, where he was working on Electromagnetic Bandgap materials and their applications in the field of antennas. Since 2001 he is with the Antenna Group, Universidad Pública de Navarra. From June to October 2002 he was visitor scientist at the Rutherford Appleton Laboratory, Chilton, Didcot, UK, participating in ESA's Startiger I project. Currently, he holds an Associate Professor position at the Universidad Pública de Navarra and is a member of its Institute of Smart Cities. His research interests are in the field of Metamaterials and Metasurfaces and their applications in microwave, millimetre wave and THz components and antennas.