# Gain-Boosted Super Class AB OTAs Based on Nested Local Feedback 

J. Beloso-Legarra, Student Member, IEEE, C.A. de la Cruz-Blas, Member, IEEE,<br>A.J. Lopez-Martin, Senior Member, IEEE and J. Ramirez-Angulo, Life Fellow, IEEE


#### Abstract

A new approach to design super class AB operational transconductance amplifiers (OTAs) with enhanced large-signal and small-signal performance is presented. It is based on employing two nested positive and negative feedback loops at the active load of an adaptively biased differential pair in weak inversion region. As a result, DC gain, gain-bandwidth product, settling time and noise are improved compared to conventional super class AB OTAs without extra circuit nodes or power consumption. Measurement results of a 180 nm CMOS test chip prototype show a current boosting factor higher than 5000 and a nearly ideal current efficiency. Due to the ultra-low quiescent currents and high driving capability, the circuit exhibits an excellent large-signal fig-ure-of-merit ( $\mathrm{FOM}_{\mathrm{L}}$ ) of $236 \mathrm{~V}^{-1}$. To illustrate the applicability of the proposed approach, a differential sample-and-hold (S/H) circuit was designed and fabricated on the same test chip. Measurement results of the $S / H$ validate the advantages of the proposal.


Index Terms-Super class AB OTA, Local Common-Mode Feedback, Partial Positive Feedback, Amplifier, Sample and Hold.

## I. INTRODUCTION

LOW-POWER design constitutes one of the main current challenges in analog design. As a result, low-power OTAs that preserve high performance are a research priority, motivated by the proliferation of portable devices and energy-autonomous systems. To achieve a good trade-off between power, area and performance, single-stage OTAs often constitute the best option. In terms of power, they are very efficient because the number of branches where current flows is reduced in comparison with multi-stage topologies. This can be quantified by the current efficiency factor, defined as the ratio between the load and supply currents $C E=I_{\text {out }} / I_{\text {supply }}$. A highly efficient topology delivers most of the supply current to the output. Regarding stability, single-stage OTAs are unconditionally stable since they are load-compensated. This avoids the use of complex compensation schemes that may increase the area and power. Conversely, their main drawback is their limited gain. For this reason, various techniques have been developed in order to improve not only the gain, but also the gain-bandwidth product (GBW), slew rate (SR) and settling time while keeping a low power consumption.

[^0]A limitation of class A amplifiers is that the maximum load current is limited by the bias current, leading to a power-performance tradeoff. To overcome this drawback, class AB topologies are employed [1]-[8]. These topologies can improve large signal performance without increasing quiescent currents. This improvement can be quantified by the current boosting factor, $C B=I_{\text {out }}^{M A X} / I_{b}$, defined as the ratio between the maximum output current and the bias current. Usually, in class A amplifiers, $C B=K$, where $K$ is a current mirror ratio. However, in class AB amplifiers CB may reach higher values, yielding larger SR with the same static power. Moreover, if the dynamic current boosting occurs at the output branches so that no internal dynamic current replication exists, near optimal current efficiency $(C E \approx 1)$ can be achieved.
Several class AB techniques have been proposed, which can be applied to either the differential input pair or active load. A particularly suitable approach is the so-called super class $A B$ OTAs [1]. They are single-stage topologies that provide dynamic current boosting both at the differential pair and at the active load, yielding very large CB and CE values. Typically, Local Common-Mode Feedback (LCMFB) [9] with passive resistors is used in the active load of these OTAs to increase both SR and GBW.

Unfortunately, the DC gain of these super class AB OTAs is modest [1] due to the use of single-stage architectures without cascode transistors at the output branch. This drawback limits the settling performance of super class AB OTAs, which is determined by both the speed and the accuracy that can be achieved. Fast settling demands single-pole settling performance with a large GBW, and high accuracy implies high DC gain.

Numerous techniques exist for gain enhancement, including operation in weak inversion, cascading, cascoding and positive feedback. However, cascading various gain stages requires compensation, penalizing speed. Cascading also employs multiple circuit branches, degrading power efficiency. The use of cascode transistors at the output branch reduces the output swing, bandwidth and slew rate. By contrast, positive feedback can increase gain and GBW without requiring extra nodes or
J. Ramirez-Angulo is with the Klipsch School of Electrical Engineering, New Mexico State University, Las Cruces, NM 88003-0001 USA (e-mail: jairamir@nmsu.edu).


Fig. 1. (a) Class A OTA. (b) Super class AB OTA. power consumption.

In this paper, we propose an alternative approach to design power-efficient super class AB OTAs with DC gain and GBW enhancement, based on combining operation in weak inversion and positive feedback. As a result, both settling time and settling accuracy are improved. The use of weak inversion optimizes the $g_{m} / I_{d}$ ratio [10] that is a good approach to improve power efficiency, signal swing and linearity if the application does not require very large bandwidth. Partial Positive Feedback (PPFB) [11] is added to LCMFB leading to two nested (positive and negative) local feedback loops at the active load.

The proposed approach yields very high output driving currents with ultra-low quiescent values, improving the slew rate and exhibiting the highest large-signal figure of merit $\left(\mathrm{FOM}_{\mathrm{L}}\right)$ reported as far as we know. To show its usability, a Sample and Hold $(\mathrm{S} / \mathrm{H})$ circuit is designed based on this technique. The rest of the paper is organized as follows. In Section II, the proposed amplifier is introduced. Section III presents a detailed analysis of the circuit. Section IV describes the S/H. Measurement results for a 180 nm CMOS implementation are given in Section V. Concluding remarks are drawn in Section VI.

## II. Weak Inversion Super Class AB OTA

The current mirror OTA is one of the best choices in singlestage amplifiers. Shown in Fig. 1(a), it offers almost rail-to-rail output, and the choice of the current-mirror factor $K$ provides flexibility to the design [12]. The open-loop gain is $A_{O L}=$ $K g_{m 1,2} R_{\text {out }}$ and $G B W=K g_{m 1,2} /\left(2 \pi C_{L}\right)$, where $g_{m 1,2}$ is the transconductance of $M_{1}$ and $M_{2}, R_{\text {out }}$ is the equivalent output resistance, and $C_{L}$ is the load capacitance. Moreover, the maximum driving current is $K I_{b}$, and the slew rate is $S R=K I_{b} / C_{L}$. The current efficiency is $C E=K /(K+1)[1]$. Notice how the OTA performance can be improved by increasing $K$. However,


Fig. 2. Adaptive biasing of differential pair. (a) Diagram. (b) Circuit. various drawbacks appear. First, the power consumption is increased. Secondly, the parasitic capacitance of the current mirror increases, reducing the frequency of the non-dominant pole and the phase margin of the OTA. Finally, area and noise are increased too. Hence, a trade-off between power, speed, area and noise exists.

A modified super class AB version of the current mirror amplifier proposed here is depicted in Fig. 1(b). It is based on replacing the constant tail bias current of the differential pair by an adaptive bias current, and changing the diode-connected active load by an alternative load that provides DC gain and GBW enhancement as well as additional boosting of dynamic currents. Both modifications are described in the following paragraphs.

## A. Adaptive Tail Current Biasing

Two cross-coupled floating batteries provide the adaptive biasing of the differential pair as shown in Fig. 2(a). These batteries are implemented by Flipped Voltage Follower (FVF) circuits as can be seen in Fig. 2(b) [1]. Under quiescent conditions, by setting equal $M_{1 A, B}-M_{2 A, B}$ aspect ratios and assuming perfect matching, current through $M_{1 A}$ and $M_{2 A}$ is $I_{B 1}$. This current can be properly chosen to operate transistors in weak inversion region, in order to save power consumption and maximize transconductance for such bias current. By contrast, if a large input step is applied, a large dynamic current is delivered by the FVF, which is not bounded by $I_{B 1}$. Due to the cross-coupling of the floating batteries, the full differential input signal is applied to the input transistors, doubling the transconductance of the differential input pair $\left(g_{m} \approx 2 g_{m 1 A, 2 A}\right)$. Hence this technique not only improves large-signal performance, but also the small-signal one [1], [13].

A practical drawback of the conventional FVF is its limited input range. To keep all transistors in saturation $\left(V_{D D}-\right.$ $\left.V_{S G 1 B}-V_{S G 1 C}+V_{S D 1 B, s a t}\right) \leq V_{i n} \leq\left(V_{D D}-V_{S G 1 B}-V_{S D 1 C, s a t}\right)$ where $V_{S D i, s a t}$ is the saturation voltage of transistor $M_{i}$. Hence

(c)

Fig. 3. Non-linear current mirror: (a) Circuit. (b) Small-signal model. (c) Simplified small-signal model.
the peak-to-peak input range is $V_{\text {inpp }}=V_{S G 1 C}-V_{S D 1 B, S a t}-$ $V_{S D 1 C, s a t}$. In weak inversion $V_{S D, s a t} \approx 100 \mathrm{mV}$ [14] so that $V_{\text {inpp }} \approx V_{S G 1 C}-200 \mathrm{mV}$. As $V_{S G 1}$ is increased, the input range is improved. However, the transistor then enters strong inversion and the input range becomes $V_{i n p p}=\left|V_{T H}\right|-V_{S D 1 B, s a t}$, where $V_{T H}$ is the transistor threshold voltage. Note that this range does not increase with higher $V_{D D}$. In modern nanometer technologies, the reduced $V_{T H}$ degrades significantly the input range, avoiding wide swing operation. In order to increase it, DC level shifters are included in the FVF loop, implemented by $M_{1 D}, M_{2 D}$ and $I_{B 2}$ in common-drain configuration. The new input peak-to-peak range is $V_{i n p p}=V_{S G 1 C}+V_{S G 1 D}-V_{S D 1 B, s a t}-$ $V_{S D 1 C, s a t}$. Again, assuming weak inversion operation, $V_{\text {inpp }} \approx$ $V_{S G 1 C}+V_{S G 1 D}-200 \mathrm{mV}$. Notice how the signal swing is incremented by an additional gate-to-source voltage, achieving the desired wide swing operation. A drawback of the DC level shift introduced is an increase in quiescent power. However, very low $I_{B 2}$ and $W / L$ of $M_{1 D}, M_{2 D}$ can be used, obtaining a large input range extension with very little extra power. Moreover, an additional pole is created, but it does not influence the OTA since it is at high frequency.

## B. Active Load Based on Nested Feedback Loops

The active load employed is the input stage of the non-linear differential current mirror shown in Fig. 3(a). It combines local


Fig. 4. Proposed super class-AB OTA.
negative feedback to the common $Z$ node via resistors $R_{1}$ and $R_{2}$ as well as partial positive feedback by transistors $M_{5 A}$ and $M_{5 B}$. To analyze the operation of the circuit three different conditions are studied: quiescent behavior, small-signal operation and large-signal operation.

In static conditions, there is no current through resistors $R_{1,2}$, so $V_{X}=V_{Y}=V_{Z}$ and $M_{3 A}$ and $M_{3 B}$ can be regarded as diodeconnected devices. Hence the quiescent behavior is like a conventional differential current mirror. Transistors $M_{5 A}$ and $M_{5 B}$ act as current starving devices that reduce the quiescent output current by a factor $\alpha$, with $\alpha=(W / L)_{5 A, B} /(W / L)_{3 A, B}$. Therefore they contribute to increasing output resistance and DC gain of the OTA.

Considering small-signal performance, the effect of the nested feedback loops is evidenced by the equivalent small-signal model of Fig. 3(b), with $g_{m i}$ and $r_{o i}$ the transconductance and output resistance of transistor $M_{i}, r_{e q, X}=r_{o 3 A} \| r_{i n}, r_{e q, Y}=$ $r_{o 3 B} \| r_{i n}$ and $r_{i n}$ the resistance of the input current sources. Let's assume that the circuit of Fig. 3(a) is perfectly symmetrical with $R_{1}=R_{2}=R$ and matched $M_{i A}$ and $M_{i B}$ devices $(i=$ $3,4,5)$ and that the input current is fully differential $\left(i_{\text {in+ }}=\right.$ $-i_{\text {in- }}=i_{d} / 2$ ). Then a nonzero $i_{d}$ leads to complementary voltages at nodes $X$ and $Y\left(v_{X}=-v_{Y}\right)$, node $Z$ becomes a virtual ground ( $v_{Z}=0$ ) and the small-signal model can be simplified as shown in Fig. 3(c). Positive feedback by $M_{5 A}$ and $M_{5 B}$ leads to a negative resistance that raises the resistance at the $X$ and $Y$ nodes:

$$
\begin{align*}
R_{X}=R_{Y}=R_{X, Y} & =R\left\|r_{e q X, Y}\right\| \frac{-1}{g_{m 5 A, B}} \\
& =\frac{R \| r_{e q X, Y}}{1-g_{m 5 A, B}\left(R \| r_{e q X, Y}\right)} . \tag{1}
\end{align*}
$$

The small-signal current gain is therefore

$$
\begin{equation*}
A_{I}=\frac{i_{o d}}{i_{i d}}=g_{m 4 A, B} R_{X, Y}=\frac{g_{m 4 A, B}\left(R \| r_{e q X, Y}\right)}{1-g_{m 5 A, B}\left(R \| r_{e q X, Y}\right)^{\prime}} \tag{2}
\end{equation*}
$$

Note that due to the virtual ground at node $Z, A_{I}$ does not depend on $g_{m 3 A, B}$, and that any parasitic capacitance at node $Z$ has no effect. Note also that $A_{I}$ (and therefore the OTA transconductance) increases due to the increased resistance at nodes $X$ and $Y$. Both local feedback loops contribute to this increase.

Regarding large-signal operation, when a large positive differential current $I_{i d}=I_{i n}-I_{i n-}$ is applied, voltages at nodes $X$ and $Y$ start to unbalance due to the voltage drop at the feedback resistors. This unbalance is reinforced due to the positive feedback of transistors $M_{5 A}$ and $M_{5 B}$ acting as inverting amplifiers, improving settling time. Soon $V_{X}$ becomes large and $V_{Y}$ is near 0 . Then transistor $M_{5 A}$ enters cut-off and $M_{5 B}$ is in deeptriode region, so they no longer influence during slewing. Transistor $M_{4 A}$ enters strong inversion and since it is in saturation, it delivers a large current while current in $M_{4 B}$ becomes approximately 0 . Using the simple square law model for strong inversion and saturation, the differential output current becomes:

$$
\begin{equation*}
I_{o d} \approx I_{o+} \approx \frac{\beta_{4 A}}{2}\left(\sqrt{\frac{2 I_{c m}}{\beta_{3 A, B}}}+\frac{R_{1} I_{i d}}{2}\right)^{2} \tag{3}
\end{equation*}
$$

where $\beta_{i}=\mu_{n} C_{o x}(W / L)_{M i}$ and $I_{c m}=\left(I_{i n+}+I_{i n}\right) / 2$ is the common-mode input current. Analogously, a large negative $I_{i d}$ leads to a large positive swing at node $Y$ and a differential output current

$$
\begin{equation*}
I_{o d} \approx-I_{o-} \approx-\frac{\beta_{4 B}}{2}\left(\sqrt{\frac{2 I_{c m}}{\beta_{3 A, B}}}-\frac{R_{2} I_{i d}}{2}\right)^{2} . \tag{4}
\end{equation*}
$$

Hence, a quadratic boosting of the dynamic input current is produced, improving SR. This boosting takes place directly in the output transistors, avoiding internal replicas. Consequently, a near optimal $C E$ is achieved [1].

## III. Circuit Analysis

The detailed schematics of the proposed OTA using the techniques presented in Section II is shown in Fig. 4. The main performance parameters are analyzed below.

## A. Small-Signal Performance

When a small-signal differential voltage $v_{i d}$ is applied to the OTA input, the adaptively biased input pair provides two complementary currents $i_{1 A}=-i_{2 A}=g_{m 1 A, 2 A} v_{i d}$ that enter into the non-linear current mirror of Fig. 3. Hence the OTA transconductance is:

$$
\begin{align*}
G_{m}=\frac{i_{o d}}{v_{i d}}=A_{I} \frac{i_{i d}}{v_{i d}} & =2 g_{m 1 A, 2 A} g_{m 4 A, B} R_{X, Y} \\
& =\frac{2 g_{m 1 A, 2 A} g_{m 4 A, B}\left(R \| r_{e q X, Y}\right)}{1-g_{m 5 A, B}\left(R \| r_{e q X, Y}\right)} \tag{5}
\end{align*}
$$

and $G B W=G_{m} /\left(2 \pi C_{L}\right)$. Note from (1) that the negative resistance generated by the PPFB increases $R_{X, Y}$, enhancing $G_{m}$.

If $\left(R \| r_{e q X, Y}\right)=1 / g_{m 5 A, B}$, then $G_{m}$ ideally tends to infinity. However, the system becomes unstable. Using the expression $G B W=f_{n d} \operatorname{tg}\left(90^{\circ}-\varphi\right)$ with $G B W=G_{m} /\left(2 \pi C_{L}\right)$ and $f_{n d}=$ $1 /\left(2 \pi R_{X, Y} C_{X, Y}\right)$ the non-dominant pole, the phase margin $\varphi$ is

$$
\begin{equation*}
\varphi \approx 90^{\circ}-\operatorname{tg}^{-1}\left(\frac{2 g_{m 1 A, 2 A} g_{m 4 A, B} R_{X, Y}^{2} C_{X, Y}}{C_{L}}\right) \tag{6}
\end{equation*}
$$

where $C_{X, Y} \approx C_{G S 4}+C_{G B 4}+C_{G S 5}+C_{G B 5}$ is the parasitic capacitance at nodes $X$ and $Y$. A maximum value to preserve stability considering PVT variations in PPFB is $\alpha=0.8$ [11], which avoids in the proposed OTA too large values for $R_{X, Y}$. In our case, an even more conservative value of $\alpha=0.5$ was chosen to enforce stability even with very large PVT variations.

Notice from (6) the negligible effect of $C_{G S 3}$ and $C_{G B 3}$ due to the AC virtual ground at node $Z$. As a design remark, the gate-to-bulk parasitic capacitance is considered in weak inversion, where $C_{G B}>\left(C_{G S} \approx C_{G D}\right)$. This differs from strong inversion, in which $C_{G S} \gg C_{G B}>C_{G D}$ is usually adopted.

Note that the phase margin of (6) is an approximate expression that considers only the output dominant pole and the nondominant ones at nodes $X$ and $Y$. However, the FVF introduces additional poles, located at $A, B$ and $C$ nodes. For relatively large $C_{L}$ these poles have a minor effect due to their high frequency behavior.

## B. Linear Small-Signal Settling

To compute the nested loop influence on the linear settling response, the time constant $\tau$ is calculated. For simplicity, a sin-gle-pole system is considered with $H(s)=A_{O L} /\left(1+s / \omega_{o}\right)$, where $\omega_{o}$ is the dominant pole. The OTA is configured in unity gain closed-loop configuration, where the feedback factor is $\beta=1$. Defining $A_{C L}(s)=H(s) /(1+\beta H(s))$ the closed-loop transfer function, once substituted $H(s)$ becomes:

$$
\begin{equation*}
A_{C L}(s)=\frac{A_{O L} /\left(1+A_{O L}\right)}{1+\frac{s}{\left(1+A_{O L}\right) \omega_{o}}} \approx \frac{A_{O L}}{1+A_{O L}} \cdot \frac{1}{1+\frac{s}{A_{O L} \omega_{o}}} \tag{7}
\end{equation*}
$$

where $\tau=1 /\left(A_{O L} \omega_{o}\right)=1 /(2 \pi G B W)$. Defining $G B W=G_{m} /$ $\left(2 \pi C_{L}\right)$, the time constant is given by

$$
\begin{equation*}
\tau=\frac{1-g_{m 5 A, B}\left(R \| r_{e q X, Y}\right)}{2 g_{m 1 A, 2 A} g_{m 4 A, B}\left(R \| r_{e q X, Y}\right)} C_{L} \tag{8}
\end{equation*}
$$

where the output response for a unity input step $V_{i n}=u(t)$ can be expressed as

$$
\begin{equation*}
V_{\text {out }}(t) \approx \frac{A_{O L}}{1+A_{O L}}\left(1-e^{-t / \tau}\right) \tag{9}
\end{equation*}
$$

Notice the effect of both PPFB and LCMFB nested techniques. As $g_{m 5 A, B}\left(R \| r_{e q X, Y}\right)$ approaches $1, \tau$ is proportionally reduced and $A_{O L}$ is increased, improving the settling response. However, for values higher than 1, the time constant becomes negative, producing an unstable exponential output (equivalently, the pole is shifted to the RHP). In the same manner, as


Fig. 5. Unity gain transient response.
LCMFB resistors $R_{1,2}$ are increased, the response becomes faster. The analysis becomes more complex since as $R_{X, Y}$ increases, the pole at nodes $X$ and $Y$ shifts to lower frequencies, and the single-pole approximation used for linear settling analysis is no longer valid.

## C. Non-Linear Large-Signal Settling

To evaluate the non-linear settling performance, the slew rate of the circuit is analyzed. During static conditions, no differential input is present in the OTA. Currents $I_{1 A}$ and $I_{2 A}$ in $M_{1 A}$ and $M_{2 A}$ are equal to $I_{B 1}$, and no current flows through $R_{1}$ and $R_{2}$. This gives rise to define $X, Y$ and $Z$ node voltages in weak inversion as

$$
\begin{equation*}
V_{X}=V_{Y}=V_{Z}=V_{T H}+n V_{t} \ln \left(\frac{I_{B 1}(1-\alpha)}{I_{o}(W / L)_{3 A, B}}\right) \tag{10}
\end{equation*}
$$

where $I_{o}$ is a process-dependent current, $V_{t}$ is the thermal voltage and $n$ is the slope factor. However, upon application of a large input step $V_{i d}=V_{i n+}-V_{i n-}$, a differential input current $I_{i d}=I_{1 A}-I_{2 A}$ is delivered by the FVFs. Due to the presence of the LCMFB, a large voltage swing is generated at nodes $X$ and $Y$, leading to a current $I_{R}=I_{i d} / 2=\left(I_{1 A}-I_{2 A}\right) / 2$ flowing through both resistors. Besides, PPFB speeds up the voltage unbalance at nodes $X$ and $Y$. The current through $M_{3 A}$ and $M_{3 B}$ is the common-mode component, $I_{c m}=\left(I_{1 A}+I_{2 A}\right) / 2-\left(I_{5 A}+\right.$ $\left.I_{5 B}\right) / 2=I_{B 1}(1-\alpha)$.

As described in Section II, PPFB by $M_{5 A}$ and $M_{5 B}$ reinforces the initial voltage unbalance at nodes $X$ and $Y$, enhancing settling time. However, once a large differential voltage appears between nodes $X$ and $Y$, these transistors have not effect. When the transient response is ending so that the circuit enters again the linear mode, PPFB again helps to get a faster and more accurate response due to its effect on increasing gain and GBW. These concepts are illustrated in Fig. 5.

Note that due to the high dynamic currents, some transistors leave weak inversion; they go through moderate inversion and finally enter strong inversion region. However, once reached the steady state, the circuit returns to the initial inversion mode. This is an intrinsic characteristic of class AB circuits, in which, in spite of designing them in a low power weak inversion quiescent mode, they operate in strong inversion during transients.

Considering operation in strong inversion for transistors carrying large dynamic currents, and noting that PPFB has not effect in the value of these large currents, the slew rate $S R=$ $I_{\text {out }} / C_{L}$, is the same as in [1] and given by:

$$
\begin{equation*}
S R \approx \frac{\beta_{4 A, B}}{2 C_{L}}\left(\sqrt{\frac{\beta_{1 A, 2 A}}{2 \beta_{3 A, B}}}\left|V_{i d}\right|+\frac{\beta_{1 A, 2 A} R}{4} V_{i d}^{2}\right)^{2} \tag{11}
\end{equation*}
$$

where it has been assumed that $R \ll r_{e q, X, Y}$. Note that SR ideally increases with $V_{i d}^{4}$.

Current efficiency is approximately given by $\left|I_{\text {out }}\right| /\left(\left|I_{\text {out }}\right|+\right.$ $I_{c m}$ ). Noting that $\left|I_{\text {out }}\right| \gg I_{c m}$ under dynamic conditions, current efficiency approaches the ideal value of 1 .

## D. Noise

Both thermal and flicker noise are considered, whose spectral densities are defined in a CMOS device as

$$
\begin{equation*}
\overline{V_{n}^{2}}(f)=\frac{4 k T \gamma}{g_{m}}+\frac{K_{P / N}}{C_{o x} W L f} \tag{12}
\end{equation*}
$$

where $k$ is the Boltzmann's constant, $T$ is the temperature, $\gamma$ is equal to $1 / 3$ in weak inversion and $2 / 3$ in strong inversion [15], $K_{P / N}$ is the flicker noise coefficient (different for a PMOS or NMOS transistor), and $f$ is the frequency. The first and second terms corresponds to the thermal and flicker noise densities, respectively. Note also that this expression is valid for the three regions of inversion [15]. In the same way, the thermal noise density for a resistor of resistance $R$ is

$$
\begin{equation*}
\overline{V_{n R}^{2}}=4 k T R \tag{13}
\end{equation*}
$$

Assuming all noise sources are uncorrelated and $g_{m} r_{o} \gg 1$, the input referred thermal and flicker noise density expressions are given by

$$
\begin{gather*}
\overline{V_{T, i n}^{2}}=\frac{2 k T \gamma}{g_{m 1 A}}\left[2+(1+\alpha) \frac{g_{m 3 A}}{g_{m 1 A}}+\frac{g_{m I B 1}}{g_{m 1 A}}+\frac{1}{\gamma g_{m 1 A} R}\right. \\
\left.+\frac{1}{A_{I}^{2}}\left(\frac{g_{m 4 A}}{g_{m 1 A}}+\frac{g_{m 6 A}}{g_{m 1 A}}\right)\right] \\
\overline{V_{F, i n}^{2}(f)}=\frac{K_{P}}{2 C_{o x} f}  \tag{14}\\
{\left[\begin{array}{c}
\frac{2}{W_{1 A} L_{1 A}}+(1+\alpha) \frac{K_{N}}{K_{P}}\left(\frac{g_{m 3 A}}{g_{m 1 A}}\right)^{2} \frac{1}{W_{3 A} L_{3 A}} \\
+\frac{1}{A_{I}^{2}} \frac{K_{N}}{K_{P}}\left(\frac{g_{m 4 A}}{g_{m 1 A}}\right)^{2} \frac{1}{W_{4 A} L_{4 A}}+\frac{1}{A_{I}^{2}}\left(\frac{g_{m 6 A}}{g_{m 1 A}}\right)^{2} \frac{1}{W_{6 A} L_{6 A}} \\
+\frac{K_{N}}{K_{P}}\left(\frac{g_{m I B 1}}{g_{m 1 A}}\right)^{2} \frac{1}{W_{I B 1} L_{I B 1}}
\end{array}\right]} \tag{15}
\end{gather*}
$$

where $g_{\text {mIB1 }}$ is the transconductance of the transistors implementing the $I_{B 1}$ current sources, and the following assumptions $g_{m 1 A}=g_{m 2 A}=g_{m 1 B}=g_{m 2 B}, g_{m 3 A}=g_{m 3 B}=\alpha g_{m 5 A}=\alpha g_{m 5 B}, g_{m 4 A}$ $=g_{m 4 B}, g_{m 6 A}=g_{m 6 B}$ and $R_{1}=R_{2}=R$ has been used. As expected,

(a)

(b)
(c)

Fig. 6. (a) S/H flip-around architecture. (b) SC-CMFB circuit. (c) Non-overlap clock generator.


Fig. 7. Proposed fully-differential switched-capacitor super class-AB OTA.
input-referred noise is minimized by maximizing transconductance and channel area of the input transistors. Note that due to the small-signal gain $A_{I}$ in (2) of the nested-feedback nonlinear current mirror, the output branch transistors have less influence on the input-referred noise. A larger $\alpha$ increases noise contribution of $M_{5 A, B}$, but it also increases $A_{I}$ and hence the gain, leading to an overall input-referred noise reduction.

## IV. SAMPLE-AND-HOLD Application Example

In order to apply the high driving capability of the OTA, a low-power $\mathrm{S} / \mathrm{H}$ is designed. It is based on the well-known fliparound architecture [16], [17], shown in Fig. 6(a). One intrinsic characteristic is its reset nature during the sample mode ( $\phi_{1-}$ $\phi_{1 a}$ phases), generating a virtual ground at the input and output. In the hold mode ( $\phi_{2}$ phase), the capacitor is switched to process the sample. As a result, the output experiences a large step from the previous virtual ground to the actual sampled value. Consequently, a high slew rate is required. Another characteristic is the reduced offset, being stored during $\phi_{1}-\phi_{1 a}$ and subtracted during $\phi_{2}$ [18].

The architecture is very simple, requiring only an OTA, the sampling capacitors and various switches. Due to the non-idealities of the switches, clock feedthrough and charge injection effects should be considered [16], [20], which lead to a voltage error of

$$
\begin{equation*}
\Delta V=V_{C L K} \frac{W C_{o v}}{W C_{o v}+C_{H}}+\frac{q_{i n j}}{C_{H}} \tag{16}
\end{equation*}
$$

where $V_{C L K}$ is the clock amplitude, $W$ and $C_{o v}$ are the switch transistor width and overlap capacitance, respectively, and $q_{i n j}$ is the charge injection produced by the switches. Notice how this error can be minimized by increasing $C_{H}$, at the cost of degrading the area. Hence, a trade-off between non-ideal effects mitigation and increased area exists. The relatively large supply voltage employed allows simple small-size transmission gate switches with relatively low on resistance without having to resort to clock boosting circuits. Remark also how phase $\phi_{1 a}$ is turned off slightly before than $\phi_{1}$, avoiding the charge injection introduced by the switches controlled by $\phi_{1}$. Therefore, the critical element is the OTA, which must exhibit a good set of characteristics in terms of power, slew rate, bandwidth, settling time and linearity. Due to its high performance, the proposed OTA is highly suitable in those low-power switched-capacitor (SC) applications requiring large slew rates to rapidly charge and discharge the capacitors.

## A. Switched-Capacitor Super Class-AB OTA

In order to implement the $\mathrm{S} / \mathrm{H}$, some modifications are carried out in the OTA. Shown in Fig. 7, the topology is converted into fully-differential. The FVF nodes are re-used to drive the output transistors [19], the output being a true class AB stage. This arrangement does not affect the current efficiency because the driving current is generated directly at the output, which is given by $\left|2 I_{\text {out }}\right| /\left(\left|2 I_{\text {out }}\right|+I_{c m}\right) \approx 1$. The conventional FVF with a continuous time DC level-shifter is replaced by a novel SC-FVF with a dynamic DC level-shifter, implemented by $C_{1}$ and $C_{2}$. During $\phi_{1}, C_{1}$ is pre-charged to $V_{D C}$, being this voltage the desired DC level shift. During $\phi_{2}, C_{1}$ transfers to $C_{2}$ such

TABLE I
Class-AB OTA Performance Parameters and Comparison

| Parameter | This work | $\begin{gathered} {[2]} \\ {[\mathrm{TCAS}-2} \end{gathered}$ | $\begin{gathered} {[3]} \\ {[\mathrm{TCAS}-1,15]} \end{gathered}$ | $\begin{gathered} {[4]} \\ {[\mathrm{TCAS}-1,16]} \end{gathered}$ | $\begin{gathered} {[5]} \\ {[\text { TCAS-1'16] }} \end{gathered}$ | $\begin{gathered} {[6]} \\ {\left[\text { JSSC }{ }^{\prime} 18\right]} \end{gathered}$ | $\begin{gathered} {[7]} \\ {[\text { TCAS-1' } 18]} \end{gathered}$ | $\begin{gathered} {[8]} \\ {[\text { TCAS-1'20] }} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS process | $0.18-\mu \mathrm{m}$ | $0.18-\mu \mathrm{m}$ | $65-\mathrm{nm}$ | $0.18-\mu \mathrm{m}$ | $0.18-\mu \mathrm{m}$ | $0.5-\mu \mathrm{m}$ | 40-nm | $0.18-\mu \mathrm{m}$ |
| Supply voltage [V] | $\pm 0.75$ | 0.8 | 0.5 | 1.8 | 1.1 | $\pm 1$ | 1.1 | 0.8 |
| Capacitive load [pF] | 100 | 8 | 3 | 200 | 100 | 70 | 0.5 | 130 |
| Stage Type | Single | Single | Pseudo-Three | Single | Pseudo-Single | Single | Two | Single |
| Pos. Slew Rate [ $\mathrm{V} / \mathrm{\mu s}$ ] | 4 | 0.14 | 43 | 74.1 | 8.7 | 13.2 | 1250 | 1.24 |
| Neg. Slew Rate [ $\mathrm{V} / \mu \mathrm{s}$ ] | -4.5 | -- | -- | -- | -- | -25.3 | -- | -0.826 |
| Pos. settling (1\%) [ $\mu \mathrm{s}$ ] | 9.5 | -- | -- | -- | 1.2 | 0.12 | 0.0018 | 0.55 |
| Neg. settling (1\%) [ $\mu \mathrm{s}$ ] | 1.6 | -- | -- | -- | -- | 0.10 | -- | 0.56 |
| GBW [MHz] | 0.038 | 0.049 | 38 | 86.5 | 1.7 | 3.4 | 3600 | 1.12 |
| Phase Margin [ ${ }^{\circ}$ ] | 90 | 60 | 57 | 50 | 69 | 75.1 | 65 | 67.8 |
|  | -56 | -52 |  |  |  | -55.5 | -55.7 | -56.3 |
| THD [dB] | @ 1 kHz | @ 1 kHz | -48 | -- | -- | @ 25 kHz | @ 500 MHz | @ 10 kHz |
|  | $0.75 \mathrm{~V}_{\mathrm{pp}}$ | $0.5 \mathrm{~V}_{\mathrm{pp}}$ |  |  |  | $0.5 \mathrm{~V}_{\mathrm{pp}}$ | $1 \mathrm{~V}_{\mathrm{pp}}$ | $0.1 \mathrm{~V}_{\mathrm{pp}}$ |
| Eq. Input Noise [ $\mathrm{nV} / \sqrt{ } \mathrm{Hz}]^{*}$ | $\begin{gathered} 71.4 \\ @, 38 \mathrm{kHz} \end{gathered}$ | -- | 926 | $\begin{gathered} 0.8 \\ @ 100 \mathrm{kHz} \end{gathered}$ | -- | $\begin{gathered} 35 \\ @ 1 \mathrm{MHz} \end{gathered}$ | $\stackrel{2.6}{@, 250 \mathrm{MHz}}$ | $\begin{gathered} 68.8 \\ @ 100 \mathrm{kHz} \end{gathered}$ |
| DC gain [dB]** | 46 | 51 | 46 | 72 | 100 | 76.8 | 49 | 102.7 |
| CMRR (DC) [dB]** | 106 | -- | 35 | -- | -- | 112 | -- | 137.7 |
| PSRR+ (DC) [dB]** | 47 | -- | 37 | -- | -- | 92 | -- | 114.8 |
| PSRR-(DC) [dB]** | 69 | -- | -- | -- | -- | 113 | -- | 136.9 |
| Input offset [mV] $\dagger$ | -0.3 | 0.5 | 7.3 | -- | -- | -- | -- | 1.24 |
| Power [ $\mu \mathrm{W}$ ] | 1.8 | 1.2 | 182 | 11900 | 7.4 | 100 | 3300 | 36 |
| Area $\left[\mathrm{mm}^{2}\right]$ | 0.012 | 0.057 | 0.005 | 0.070 | 0.0021 | 0.030 | 0.050 | 0.021 |
| $\mathrm{FOM}_{\mathrm{L}}[(\mathrm{V} / \mu \mathrm{s})(\mathrm{pF} / \mu \mathrm{W})]$ | 236.1 | 0.93 | 0.71 | 1.25 | 117.5 | 13.5 | 0.19 | 3.73 |
| $\mathrm{FOM}_{\mathrm{S}}[(\mathrm{MHz})(\mathrm{pF} / \mu \mathrm{W})]$ | 2.1 | 0.33 | 0.63 | 1.45 | 23.0 | 2.38 | 0.55 | 4.04 |

* Simulation.
** Post-layout simulation.
$\dagger$ Averaged with 10 chips.
voltage, generating the desired level.
An advantage of the proposed SC-FVF is the reduced power in comparison with the continuous time counterpart because of the bias current elimination. Another advantage is that the DC level shift can be accurately programmed in a wider range in comparison with the continuous-time version, providing flexibility to the design. Denoting such DC shifting value as $V_{D C}$, the input swing is given by the following equation

$$
\begin{equation*}
V_{\text {inpp }}=V_{D C}+\Delta V+V_{S G 1 C}-V_{S D 1 B, s a t}-V_{S D 1 C, s a t} \tag{17}
\end{equation*}
$$

with $\Delta V$ the voltage error due to the switch non-idealities, as mentioned in (16). Substituting $V_{S D, \text { sat }} \approx 100 \mathrm{mV}$, last expression can be approximated by $V_{\text {inpp }} \approx V_{D C}+\Delta V+V_{S G 1 C}-200$ mV . One drawback of this implementation is the increased area. However, in those SC applications in which area is not a critical constraint, it is a good choice because of its widely programmable input range and reduced power consumption.

The output is controlled by a switched-capacitor commonmode feedback (SC-CMFB) [21], [22], shown in Fig. 6(b). This scheme has the advantage of being a passive circuit, not affecting the power consumption and not limiting the output swing. The output DC voltage is pre-charged across $C_{3}$ and then the charge is transferred into $C_{4}$ to regenerate the common-mode component. Capacitors $C_{4}$ sense the common-mode output volt age, generating the required control signal. This signal is applied to $M_{7 A}$ and $M_{7 B}$. A detailed analysis of this CMFB circuit can be found in [22]. As described in [22], the main effect of the switches is an output common-mode voltage error mainly due to charge injection of the switches controlled by $\phi_{1}$ and leakage currents of the switches controlled by $\phi_{2}$, which can be


Fig. 8. Test chip microphotograph and layout. Due to the opaque passivation layer, only MiM capacitors are shown.
minimized by properly sizing such switches and choosing large enough $C_{3}$ and $C_{4}$.

The non-overlap clock phases are generated by the topology of Fig. 6(c). The delay between $\phi_{1}$ and $\phi_{1 a}$ phases is controlled by $C_{5}$.

## V. Simulation and Measurement Results

A test prototype was fabricated in UMC $0.18-\mu \mathrm{m} 1 \mathrm{P} 6 \mathrm{M}$ MiM 1.8 V CMOS technology. The chip contains both OTA (Fig. 4) and S/H (Figs. 6 and 7) circuits, to validate experimentally each design. The OTA was loaded off-chip with 100 pF and the S/H with 15 pF . The die photograph and layout for both OTA as well as $\mathrm{S} / \mathrm{H}$ are shown in Fig. 8.


Fig. 9. Measured DC output characteristics.


Fig. 10. Measured large-signal response.


Fig. 11. Simulated settling performance.


Fig. 12. Simulated input-referred noise for different $\alpha$ values.
The proposed OTA of Fig. 4 was fabricated in both openloop and unity gain closed-loop configurations. The aspect ratios (in $\mu \mathrm{m} / \mu \mathrm{m}$ ) of transistors $M_{1 A, B, C}, M_{2 A, B, C}, M_{3 A, B}, M_{4 A, B}$ and $M_{6 A, B}$ were $18 / 0.36$ and those of $M_{1 D}$ and $M_{2 D}$ were $1 / 0.25$. The PPFB $M_{5 A, B}$ were $9 / 0.36$, hence $\alpha=0.5$. As mentioned above,


Fig. 13. (a) Simulated open-loop and (b) measured closed-loop frequency responses when $C_{L}=100 \mathrm{pF}$.



Fig. 14. GBW and Phase Margin Monte-Carlo analysis when $C_{L}=100 \mathrm{pF}$.
this ratio keeps a very conservative safety margin to enforce stability even with very large PVT variations or mismatch. Finally, resistors $R_{1,2}$ were $300 \mathrm{k} \Omega$. Both resistors were implemented by a high-resistivity polysilicon layer. They were interdigitized and surrounded by dummy strips. Similar layout techniques were also adopted for the transistors. The supply voltage was set to $\pm 750 \mathrm{mV}$, and the bias currents $I_{B 1}$ and $I_{B 2}$ to 130 nA
and 65 nA , respectively. In this way, all transistors are biased in weak inversion.

Regarding the input range, simulations show that $V_{S G 1,2 C} \approx$ 400 mV and $V_{S G 1,2 D} \approx 550 \mathrm{mV}$, leading to an input range of 750 mV . Without the level shifter, the input range would be 200 mV . Fig. 9 shows the measured DC open-loop output current versus differential input voltage, driven by an Agilent 33522A arbitrary waveform generator. To measure it, a transimpedance amplifier was connected to the OTA output for current-to-voltage conversion [6]. The resulting response was measured in a Tektronix TDS5104 oscilloscope. Note the class AB operation, with output currents not limited by the bias current. The measured CB is larger than 5000 .

To characterize the slew rate, the unity-gain configuration was used with a $750 \mathrm{mV}_{\mathrm{pp}} 10 \mathrm{kHz}$ square input signal. Fig. 10 shows the measured response. The positive and negative slew rates were $4 \mathrm{~V} / \mu \mathrm{s}$ and $-4.5 \mathrm{~V} / \mu \mathrm{s}$, respectively. Fig. 11 compares the simulated settling performance with and without PPFB. Note that as predicted in Section III, PPFB reduces the time it takes for the output to start rising (hence reducing settling time) and leads to a final value closer to the input voltage (increasing settling accuracy).

The simulated input noise for different $\alpha$ values is depicted in Fig. 12. The curves correspond to the cases without PPFB ( $\alpha=0$ ), the conservative configuration $(\alpha=0.5)$ and the maximum recommended value regarding PVT variations ( $\alpha=0.8$ ). Notice the good agreement with the theoretical prediction in equations (14) and (15). Remark again how PPFB reduces the input noise as $\alpha$ is increased.

The simulated open-loop and measured unity gain closedloop frequency responses are shown in Fig. 13 for a 100 pF load. The measured closed-loop unity gain was $A_{C L}=-0.2 \mathrm{~dB}$. Defining this as $A_{C L} \approx A_{O L} /\left(1+A_{O L}\right)$, the extrapolated openloop gain is 42.9 dB , which is consistent with the simulated $A_{\text {OL }}=46 \mathrm{~dB}$ value. The simulated open-loop GBW was 37.7 kHz and the measured -3 dB bandwidth for the closed-loop configuration was 38 kHz with a phase of $-45^{\circ}$. Hence, the extrapolated phase margin is $90^{\circ}$. These are good approximations to the GBW and phase margin due to the strongly dominant pole at the output. Notice that the measured values are in good agreement with simulations.

In Fig. 14, a Monte-Carlo analysis shows the effects of process and mismatch variations in terms of GBW and phase margin, obtained for a run of 1000 simulations. Due to the short transistor lengths employed, the GBW variability is evident, as it is usual in micrometer technologies. By contrast, the phase margin exhibits lower variations, mainly due to the high capacitive load, approximating the OTA to a single-pole amplifier.

Table I summarizes the main measured parameters and compares them with other existing OTAs. To quantitatively compare the OTA performance with other reported designs, the following well-known figures-of-merit are used:

$$
\begin{gather*}
F O M_{L}=S R \frac{C_{L}}{P}  \tag{18}\\
F O M_{S}=G B W \frac{C_{L}}{P} \tag{19}
\end{gather*}
$$

where $P$ is the quiescent power consumption. Equations (18) and (19) reflect the performance in terms of large and smallsignal for a given capacitive load and power, respectively. It is worth noting that the designed OTA exhibits the highest $\mathrm{FOM}_{\mathrm{L}}$, demonstrating the possibility of achieving high slew rates for high capacitive loads while preserving at the same time a very low power consumption.

The measured noise efficiency factor [23] for $\alpha=0.5$ is

$$
\begin{equation*}
N E F=V_{n i, r m s} \sqrt{\frac{2 I_{t o t}}{\pi \cdot V_{t} \cdot 4 k T \cdot B W}}=5.18 \tag{20}
\end{equation*}
$$

with $V_{n i, r m s}$ the input referred noise voltage and $I_{t o t}$ the total quiescent current. The NEF is especially useful when low frequency signals are considered and the flicker noise degrades considerably the signal-to-noise ratio. Due to the low frequency S/H proposed, this metric might result useful in its characterization. So as to calculate $V_{n i, r m s}$, the total input referred noise density was integrated from 1 Hz to 38 kHz , leading a value of $24.0 \mu V_{r m s}$. Although the fabricated OTA was not optimized for low noise, the overall OTA exhibits a NEF performance similar to other designs reported in [23], or the neural amplifier proposed in [24]. To further reduce NEF, various design guidelines can be considered. As mentioned, the noise performance is improved by increasing the $\alpha$ ratio. Another strategy consists in keeping the input differential pair in weak inversion and operating the current mirrors in strong inversion in order to maximize and minimize their $g_{m} / I_{D}$ ratio, respectively. Other option consist of increasing the transistor widths and lengths while keeping a constant aspect ratio (especially for input transistors), which in general terms reduces the flicker noise. Finally, high performance noise-reduction techniques such as chopping stabilization can be implemented [20].

The fabricated S/H employs the switched OTA of Fig. 7 as well as MiM capacitors. The bias current and the transistor aspect ratios were the same as the single-ended OTA. The aspect ratio of $M_{7 A}$ and $M_{7 B}$ was $18 / 0.36$. The capacitor values were 750 fF for $C_{1}$ and $C_{3}, 250 \mathrm{fF}$ for $C_{2}$ and $C_{4}$ and 500 fF for $C_{H}$ and $C_{5}$. These values have been selected as a trade-off between area and non-idealities mitigation. The output common-mode voltage $V_{B}$ was applied externally with the negative terminal grounded. The switched DC level shifter $V_{D C}$ was set externally to 500 mV .

The response of the $\mathrm{S} / \mathrm{H}$ is given in Fig. 15(a). To measure it, an input sinusoid of 1 kHz , with a full-range of $750 \mathrm{mV}_{\mathrm{pp}}$ was used. The sampling frequency was 10 kHz . Notice how, in those samples with high values, the transient response is very fast because of the class AB behavior. The maximum overshoot is $14 \%$, mainly due to the highly non-linear operation during large transients.

The maximum sampling frequency is 25 kHz at full-scale. This value is measured by the acquisition and hold mode settling times $t_{a c q}$ and $t_{h s}$. Considering both parameters, the maximum sample rate is given by $f_{s, \max }=1 /\left(t_{a c q}+t_{h s}\right)$. This

TABLE II
S/H PERFORMANCE PARAMETERS AND COMPARISON

| Parameter | This work | $\begin{gathered} {[25]} \\ {[\text { JSSC' } 07]} \end{gathered}$ | $\begin{gathered} {[26]} \\ {[\text { TCAS-2'09] }} \end{gathered}$ | $\begin{gathered} {[27]} \\ {\left[\text { ISCAS' }^{\prime} 10\right]} \end{gathered}$ | $\begin{gathered} {[28]} \\ {[\text { TCAS-2 }} \end{gathered}$ | $\begin{gathered} {[29]} \\ {[\text { TCAS-1'11] }} \end{gathered}$ | $\begin{gathered} {[30]} \\ {[\text { TCAS- } 2,18]} \end{gathered}$ | $\begin{gathered} {[18]} \\ {\left[\text { Acc. }{ }^{\prime} 20\right]} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS process | $0.18-\mu \mathrm{m}$ | $0.25-\mu \mathrm{m}$ | $0.13-\mu \mathrm{m}$ | 90-nm | $90-\mathrm{nm}$ | $0.13-\mu \mathrm{m}$ | $0.18-\mu \mathrm{m}$ | 0.13- $\mu \mathrm{m}$ |
| Supply voltage [V] | $\pm 0.75$ | 0.5 | 0.8 | 1 | 1.2 | 0.6 | $\pm 0.9$ | $\pm 0.6$ |
| Capacitive load [pF] | 15 | -- | 0.2 | -- | 2.5 | -- | 23 | 25 |
| Architecture Type | S/H | T/H | S/H | T/H | T/H | S/H | T/H | S/H |
| Fabricated | Yes | Yes | No | No | Yes | No | Yes | Yes |
| Sampling Frequency [MHz] | 0.025 | 1 | 40 | 500 | 100 | 0.02 | 1 | 1.5 |
| Pedestal Error [mV] | 10 | 0.8 | -- | $\leq 4.9$ | -- | -- | -- | -- |
| Droop rate [ $\mu \mathrm{V} / \mathrm{ms}$ ] | $\leq 5$ | 7600 | -- | -- | -- | -- | -- | -- |
| Acquisition time [ $\mu \mathrm{s}$ ] | 25.5 | -- | -- | -- | -- | -- | -- | -- |
| Hold mode settling [ $\mu \mathrm{s}$ ] | 14 | -- | -- | -- | -- | -- | -- | -- |
|  | -45 |  | -56 |  | -68 |  |  |  |
| THD [dB]* | $\begin{gathered} @ 2.5 \mathrm{kHz} \\ 0.75 \mathrm{~V}_{\mathrm{pp}} \end{gathered}$ | -- | $\begin{gathered} @ 40 \mathrm{MHz} \\ 1.4 \mathrm{~V}_{\mathrm{pp}} \end{gathered}$ | -60.5 | $\begin{gathered} @ 100 \mathrm{MHz} \\ 0.8 \mathrm{~V}_{\mathrm{pp}} \end{gathered}$ | @1 kHz | -- | -72 |
| SFDR [dB]* | 48 | -- | 57 | 69 | 70 | 60 | 68 | -- |
| SNDR [dB]* | 45 | 60 | 67 | 60.5 | 61 | 59.3 | -- | -- |
| ENOB $\dagger$ | 7.2 | 9.7 | 10.8 | 9.8 | 9.8 | 9.6 | 11.0 | 11.7 |
| Power [ $\mu \mathrm{W}$ ] | 2 | 300 | 500 | 6000 | 2970 | 0.028 | 360 | 300 |
| Area [ $\mathrm{mm}^{2}$ ] | 0.096 | 0.16 | -- | -- | 0.023 | -- | 0.11 | -- |
| FOM $[\mathrm{kHz} / \mu \mathrm{W}]$ | 90 | 32.3 | 864 | 817 | 330 | 6857 | 30.6 | 58.5 |

* Post-layout simulation.
$\dagger \mathrm{ENOB}=($ SNDR -1.76$) / 6.02$ (In those cases in which SNDR is not reported, the SFDR or THD are used instead).


Fig. 15. Measured S/H response with 750 mV sinusoidal input. (a) $f_{\text {in }}=1 \mathrm{kHz}$, $f_{s}=10 \mathrm{kHz}$. (b) $f_{\text {in }}=2.5 \mathrm{kHz}, f_{s}=25 \mathrm{kHz}$.
characterization is depicted in Fig. 16. In Fig. 15(b) the $\mathrm{S} / \mathrm{H}$ response for a sinusoidal input of 2.5 kHz , sampled at 25 kHz is shown. Finally, Table II summarizes the main measured parameters of the $\mathrm{S} / \mathrm{H}$. To allow comparison with other $\mathrm{S} / \mathrm{H}$ circuits the following figure of merit has been used, which relates the sampling frequency $f_{S}$, the equivalent number of bits ENOB and the total power dissipation $P$


Fig. 16. Measured acquisition and hold mode settling times.

$$
\begin{equation*}
F O M=f_{S} \frac{E N O B}{P} \tag{21}
\end{equation*}
$$

Notice from Table II how the performance of the $\mathrm{S} / \mathrm{H}$ is competitive with other designs, confirming the usability of the OTA in low power SC applications. Note the trade-off between $P, f_{s}$ and ENOB, as reflected in (21). The super class AB operation of the proposed OTA mitigates the degradation of the $f_{s}$ and ENOB due to the ultra-low power consumption, avoiding the limitation of $t_{a c q}$ and $t_{h s}$, which improves the FoM. Although references [26]-[29] exhibit a higher FoM, it is worth mentioning that the power consumptions in [26]-[28] are in the order of mW , so they are not amenable for e.g. portable applications with small-size batteries and ultra-low power constraints. An outstanding FoM for very low power is reported in [29], but for a current-mode $\mathrm{S} / \mathrm{H}$, which requires including highly-linear input V-I and output I-V conversion blocks in voltage-mode systems. These blocks may complicate the design and increase power consumption. Hence, a direct comparison between the proposed solution and [29] is difficult. Note that despite its simplicity, the proposed $\mathrm{S} / \mathrm{H}$ exhibits the second largest FoM for the fabricated circuits in Table II, and the largest one for the fabricated micropower $\mathrm{S} / \mathrm{H}$ circuits.

This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication. The final version of record is available at http://dx.doi.org/10.1109/TCSI.2021.3090154

## VI. CONCLUSIONS

A power-efficient high drive super class AB OTA and its application to a fully-differential $\mathrm{S} / \mathrm{H}$ have been presented. A novel non-linear differential current mirror based on two nested feedback loops (negative feedback for common-mode signals and positive feedback for differential signals) is employed at the active load of the adaptively biased differential pair. Operation in weak inversion allows optimal $g_{m} / I_{D}$ operation, further improving gain and reducing power consumption. The OTA employed in the S/H includes a novel dynamically biased FVF suitable for SC applications, which allows a widely and accurately programmable FVF input range. Due to the low quiescent currents and high driving capability achieved, the OTA exhibits the highest $\mathrm{FoM}_{\mathrm{L}}$ reported to date, demonstrating its usability in SC applications requiring high slew rate, low settling time and improved settling accuracy under low power constraints.

## REFERENCES

[1] A. J. Lopez-Martin, S. Baswa, Jaime Ramirez-Angulo and R. G. Carvajal, "Low-Voltage Super class AB CMOS OTA cells with very high slew rate and power efficiency," in IEEE Journal of Solid-State Circuits, vol. 40, no. 5, pp. 1068-1077, May 2005.
[2] M. R. Valero Bernal, S. Celma, N. Medrano and B. Calvo, "An Ul-tralow-Power Low-Voltage Class-AB Fully Differential OpAmp for Long-Life Autonomous Portable Equipment," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 59, no. 10, pp. 643647, Oct. 2012.
[3] O. Abdelfattah, G. W. Roberts, I. Shih and Y. Shih, "An Ultra-LowVoltage CMOS Process-Insensitive Self-Biased OTA With Rail-toRail Input Range," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 10, pp. 2380-2390, Oct. 2015.
[4] S. Sutula, M. Dei, L. Terés and F. Serra-Graells, "Variable-Mirror Amplifier: A New Family of Process-Independent Class-AB Single-Stage OTAs for Low-Power SC Circuits," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 63, no. 8, pp. 1101-1110, Aug. 2016.
[5] S. Hong and G. Cho, "A Pseudo Single-Stage Amplifier With an Adaptively Varied Medium Impedance Node for Ultra-High Slew Rate and Wide-Range Capacitive-Load Drivability," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 63, no. 10, pp. 15671578, Oct. 2016.
[6] M. P. Garde, A. Lopez-Martin, R. G. Carvajal and J. Ramírez-Angulo, "Super Class-AB Recycling Folded Cascode OTA," in IEEE Journal of Solid-State Circuits, vol. 53, no. 9, pp. 2614-2623, Sept. 2018.
[7] M. H. Naderi, S. Prakash and J. Silva-Martinez, "Operational Transconductance Amplifier With Class-B Slew-Rate Boosting for Fast High-Performance Switched-Capacitor Circuits," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 11, pp. 3769-3779, Nov. 2018.
[8] Y. Wang, Q. Zhang, S. S. Yu, X. Zhao, H. Trinh and P. Shi, "A Robust Local Positive Feedback Based Performance Enhancement Strategy for Non-Recycling Folded Cascode OTA," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 9, pp. 2897-2908, Sept. 2020.
[9] J. Ramirez-Angulo and M. Holmes, "Simple technique using local CMFB to enhance slew rate and bandwidth of one-stage CMOS opamps," in Electronics Letters, vol. 38, no. 23, pp. 1409-1411, 7 Nov. 2002.
[10] A. D. Grasso, D. Marano, G. Palumbo and S. Pennisi, "Design Methodology of Subthreshold Three-Stage CMOS OTAs Suitable for Ultra-Low-Power Low-Area and High Driving Capability," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 62, no. 6, pp. 1453-1462, June 2015.
[11] Wang, R., Harjani, R. Partial positive feedback for gain enhancement of low-power CMOS OTAs. Analog Integr Circ Sig Process 8, 21-35 (1995).
[12] Z. Yan, P. Mak, M. Law, R. P. Martins and F. Maloberti, "Nested-Current-Mirror Rail-to-Rail-Output Single-Stage Amplifier With Enhancements of DC Gain, GBW and Slew Rate," in IEEE Journal of Solid-State Circuits, vol. 50, no. 10, pp. 2353-2366, Oct. 2015.
[13] R. G. Carvajal et al., "The flipped voltage follower: a useful cell for low-voltage low-power circuit design," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, no. 7, pp. 1276-1291, July 2005.
[14] M. Alioto, "Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 7, pp. 1597-1607, July 2010.
[15] Y. Tsividis, Mixed Analog-Digital VLSI Devices and Technology. NewYork: McGraw-Hill, 1996.
[16] B. Razavi, Principles of Data Conversion System Design. New York: IEEE Press, 1995.
[17] F. Centurelli, P. Monsurro, S. Pennisi, G. Scotti and A. Trifiletti, "Design Solutions for Sample-and-Hold Circuits in CMOS Nanometer Technologies," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, no. 6, pp. 459-463, June 2009
[18] H. D. Rico-Aniles, J. Ramírez-Angulo, A. J. Lopez-Martin, R. G. Carvajal, J. M. Rocha-Pérez and M. Pilar Garde, "Power Efficient Simple Technique to Convert a Reset-and-Hold Into a True-Sample-and-Hold Using an Auxiliary Output Stage," in IEEE Access, vol. 8, pp. 6650866516, 2020.
[19] V. Peluso, P. Vancorenland, M. Steyaert and W. Sansen, "900 mV differential class AB OTA for switched opamp applications," in Electronics Letters, vol. 33, no. 17, pp. 1455-1456, 14 Aug. 1997.
[20] C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization," in Proceedings of the IEEE, vol. 84, no. 11, pp. 1584-1614, Nov. 1996.
[21] D. Senderowicz, S. F. Dreyer, J. H. Huggins, C. F. Rahim and C. A. Laber, "A family of differential NMOS analog circuits for a PCM codec filter chip," in IEEE Journal of Solid-State Circuits, vol. 17, no. 6, pp. 1014-1023, Dec. 1982.
[22] O. Choksi and L. R. Carley, "Analysis of switched-capacitor commonmode feedback circuit," in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 50, no. 12, pp. 906-917, Dec. 2003.
[23] C. Qian, J. Parramon and E. Sanchez-Sinencio, "A Micropower LowNoise Neural Recording Front-End Circuit for Epileptic Seizure Detection," in IEEE Journal of Solid-State Circuits, vol. 46, no. 6, pp. 1392-1405, June 2011.
[24] R. R. Harrison and C. Charles, "A low-power low-noise CMOS amplifier for neural recording applications," in IEEE Journal of SolidState Circuits, vol. 38, no. 6, pp. 958-965.
[25] S. Chatterjee and P. R. Kinget, "A 0.5-V 1-Msps Track-and-Hold Circuit With $60-\mathrm{dB}$ SNDR," in IEEE Journal of Solid-State Circuits, vol. 42, no. 4, pp. 722-729, April 2007.
[26] F. Centurelli, P. Monsurro, S. Pennisi, G. Scotti and A. Trifiletti, "Design Solutions for Sample-and-Hold Circuits in CMOS Nanometer Technologies," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 56, no. 6, pp. 459-463, June 2009.
[27] M. Azarmehr, R. Rashidzadeh and M. Ahmadi, "High-speed CMOS track-and-hold with an offset cancellation replica circuit," Proceedings of 2010 IEEE International Symposium on Circuits and Systems, Paris, France, 2010, pp. 4297-4300.
[28] H. Wei, U. Chio, Y. Zhu, S. Sin, S. U and R. P. Martins, "A Rapid Power-Switchable Track-and-Hold Amplifier in $90-\mathrm{nm}$ CMOS," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 1, pp. 16-20, Jan. 2010.
[29] C. Sawigun and W. A. Serdijn, "Analysis and Design of a Low-Voltage, Low-Power, High-Precision, Class-AB Current-Mode Subthreshold CMOS Sample and Hold Circuit," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 58, no. 7, pp. 1615-1626, July 2011.
[30] S. Pourashraf, J. Ramirez-Angulo, A. R. Cabrera-Galicia, A. J. LopezMartin and R. González-Carvajal, "An Amplified Offset Compensation Scheme and Its Application in a Track and Hold Circuit," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 4, pp. 416-420, April 2018.


[^0]:    Manuscript received January 31, 2021. This work has been supported by the Spanish Ministerio de Ciencia e Innovación, grant PID2019-107258RB-C32.
    J. Beloso-Legarra, C.A. de la Cruz-Blas and A. J. Lopez-Martin are with the Institute of Smart Cities, Public University of Navarra (UPNA), 31006 Pamplona, Spain (e-mail: javier.beloso@unavarra.es).

