© 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Characterization of RF-MOSFETs in Common-Source Configuration at Different Source-to-Bulk Voltages from S-parameters

Fabian Zárate-Rincón, Germán A. Álvarez-Botero, Reydezel Torres-Torres, *Member, IEEE*, Roberto S. Murphy-Arteaga, *Senior Member, IEEE*, and Stefaan Decoutere

Abstract— Using a new test fixture that allows to bias the bulk terminal through an additional compensated DC probe, a twoport S-measurement-based methodology to characterize RF-MOSFETs in common-source configuration is herein presented. Besides obtaining S-parameters at different bulk-to-source voltages using a single two-port configured test-fixture, the proposal allows the analysis of the electrical parameters of a MOSFET that are influenced by the substrate effect when the frequency rises. Physically expected results are obtained for device's model parameters, allowing to accurately reproduce Sparameters up to 20 GHz. Furthermore, extracted parameters, such as threshold voltage, are in agreement with those obtained using well established DC methods. This method allows one to characterize a four-terminal MOSFET from two-port smallsignal measurements.

Index Terms—DC methods, physical parameters of MOSFET, RF-MOSFET, two-port S-parameter measurements.

I. INTRODUCTION

haracterizing and modeling the RF-MOSFET as a four--terminal device is mandatory to accurately represent the corresponding features when performing IC-design-oriented simulations. Even though three- and four-port pad configurations can be used for this purpose to obtain the small-signal S-parameters of an RF-MOSFET [1]-[3], the multiport vector network analyzer (VNA) required to perform the associated measurements is still not available in many microwave laboratories. Based on this, much recent research has been limited to exploring the small-signal characteristics of the MOSFET as a two-port device in common source/bulk configuration [4]–[7]. In this case, however, the bulk bias dependence of the model parameters cannot be determined. Alternatively, experimental two-port S-parameters can be used for multiport characterization by either measuring several devices (DUTs) in different configurations [8], or by performing multiple combinations of measurements on a single DUT [9]. Unfortunately, in addition to the die space required for the extra structures, the accuracy of the renormalization algorithms associated with these approaches

is strongly dependent on the knowledge of the loads used to terminate the remaining ports (i.e. those which are not connected to the VNA ports), which are frequency dependent and difficult to determine. An interesting solution was proposed in [10], where three ground-signal-ground (GSG) coplanar RF probes were used to measure on-wafer RF-MOSFETs (i.e. two probes connected to the VNA ports and a third one to terminate the bulk-to-ground pads with a 50- Ω load). In this case, however, designing additional external circuitry is required to bias the device and achieving matching conditions.

In order to provide an efficient alternative to characterize bulk-bias dependent effects in RF-MOSFETs using a two-port VNA, common source devices with a separate bulk DC bias pad were fabricated and measured based on the methodology herein proposed. Thus, conventional two-port S-parameters are obtained using GSG coplanar probes and an additional DC probe with a power bypass capacitor for the bulk contact, which minimizes the associated series inductance and any noise or oscillation due to the bulk supply. Using these measurements, in addition to the MOSFET's small-signal model parameters that allow the analysis of the device's input, output, and direct/reverse transmission characteristics as the bulk-to-source voltage changes, the built-in potential, the bulk potential and the threshold voltage are found directly from Sparameter measurements in a simple fashion, without requiring further either DC or CV measurements. This represents an advantage since RF-MOSFETs are typically configured for testing using GSG probes, avoiding further experiments once the S-parameters are measured.

II. EXPERIMENTS

In order to develop and verify the modeling and parameter extraction methodology proposed in this paper, a test fixture to probe a multi-fingered n-channel RF-MOSFET with length, $L_m = 80$ nm, finger width, $W_f = 3 \mu m$, and 64 gate fingers in a common-source configuration was fabricated using an RFCMOS process featuring a shallow trench isolation (STI) scheme. The test fixture includes a ground shield using the bottom metal layer available (i.e., level-1 metal), which is connected to the ground pads to correctly establish the ground reference and to isolate the pads from the substrate. All these pads, as well as the one used to bias the MOSFET bulk

This work was supported in part by CONACyT, Mexico, under Grant 83774-Y.

F. Zárate-Rincón, G.A. Álvarez-Botero, R. Torres-Torres, and R.S. Murphy-Arteaga are with the Instituto Nacional de Astrofísica, Óptica y Electrónica (INAOE), Department of Electronics, Tonantzintla, Puebla 72840, Mexico.

S. Decoutere is with IMEC, Kapeldreef 75, B-3001 Leuven, Belgium.

terminal, are made of aluminum at the level-3 metal. In addition, the device structure presents a separate bulk DC connection, a polysilicon/SiON gate, and a guard ring. Fig. 1 shows the fabricated structure illustrating that 150-µm pitch GSG probes can be used to collect two-port S-parameters using a VNA setup previously calibrated up to the RF-probe tips using an off-wafer line-reflect-match algorithm. The measurements are performed up to 20 GHz by applying a signal power of -20 dBm that guarantees small-signal operation while maintaining adequate signal-to-noise ratio for the applied RF measurement signals; the drain-to-source voltage (V_{ds}) was varied from 0.5 V to 0.7 V, whereas the gate-to-source voltage (V_{gs}) from 0.55 to 0.65 V; these bias conditions cover the strong inversion and saturation regions. Nonetheless, for characterization purposes, measurements at $V_{ds} = V_{gs} = 0$ (i.e., cold-FET conditions) were also performed.

The bulk-to-source voltage (V_{bs}) is varied from 0 V to -1.2V using a DC quadrant (DCQ) needle probe from Cascade, whose design is based on a tungsten probe tip attached to a microstrip ceramic blade providing a minimized series inductance (i.e., less than 20 pH) and including a bypass capacitor close to the tips to reduce noise from the source [11]. Furthermore, the assumption that the DC probe does not affect the measurements was further verified by observing no variations between two-port S-parameter measurements obtained when applying $V_{bs} = 0$, both using the DC probe and from a structure whose Bulk and Source are tied together (i.e. internally short-circuited), at least up to 20 GHz. On the other hand, it is also necessary to mention that the effect of the RF probing pads is de-embedded after measuring open and short dummy structures [12]. Using these measurements, the following methodology is developed and verified.



Fig. 1. Microphotograph of the MOSFET, illustrating the probes and the calibration plane.

III. DETERMINATION OF THE SUBSTRATE PARAMETERS

Fig. 2 shows a simplified sketch of a MOSFET and its corresponding equivalent circuit model assuming the two-port configuration used to measure the experimental S-parameters, where R_s and R_d are the series parasitic resistances, R_{ch} is the channel resistance, R_g is the gate resistance, C_{ds} is the drain-source capacitance, C_{gs} and C_{gd} are the gate-source and gate-drain capacitances, R_b is the substrate resistance, C_{js} and C_{jd} are the junction capacitances, and g_m is the transconductance.

Notice that V_{bs} is considered to be applied by a simple voltage source, which is a reasonable assumption within the range of a few gigahertz, since the magnitude of the MOSFET substrate impedance is much higher than the parasitics introduced by the DC power supply, cables and probe.



Fig. 2. Small-signal model for the RF-MOSFET, where $g_m^* = g_m e^{-j\omega \tau}$.



Fig. 3. Simplified model for the RF-MOSFET with $V_{gs} = V_{ds} = 0$ V, where Z_{probe} is the impedance of the DC probe tip.

Firstly, the substrate elements are obtained at $V_{ds} = V_{gs} = 0$ V since this particular condition allows to simplify the equivalent circuit in Fig. 2 to that shown in Fig. 3. In this case, the following expressions for the *Y*-parameters can be written [13, 14]:

$$Y_{11} \approx \omega^2 R_g \left(2C_{gd0} + C_{gb} \right)^2 + j\omega \left(2C_{gd0} + C_{gb} \right)$$
(1)

$$Y_{12} \approx -j\omega C_{gd0} \tag{2}$$

$$Y_{22} \approx \omega^2 R_b C_{jd}^2 + j\omega \left(C_{jd} + C_{gd0}\right) \tag{3}$$

The expressions (1) to (3) are obtained after considering that the effect of C_{is} is neglected by assuming $j/\omega C_{is} || R_b \approx R_b$, which is valid up to some gigahertz as shown later in the paper, and $Z_{probe} \ll R_b$ which was corroborated by means of the comparison of the experimental data between an RF-MOSFET with the DC probe tip placed on the bulk DC connection and one with tied source and bulk up to 20 GHz. Furthermore, in (1) the assumption $C_{gs0} \approx C_{gd0}$ is taken into account. Hence, at the frequencies at which (1)-(3) are valid, it is possible to obtain C_{jd} and C_{gd0} from the slopes of the linear regressions of the experimental $Im(Y_{22}) + Im(Y_{12})$ versus ω , and $-\text{Im}(Y_{12})$ versus ω , respectively; this procedure is illustrated in Fig. 4a and Fig. 4b. Once that C_{jd} and C_{gd0} have been determined, linear regressions of the Re(Y_{22}) versus ω^2 , Im(Y_{11}) versus ω , and Re(Y_{11}) versus ω^2 data were performed and then the values of R_b , C_{gb} and R_g were extracted from the corresponding slopes; this is illustrated in Figures 4c, 4d and 4e. The good linearity observed in these data allows to verify the validity of (1) to (3) up to f = 4 GHz at $V_{gs} = V_{bs} = V_{ds} = 0$. Moreover, for the performed analysis, the extraction is repeated for different values of V_{bs} to observe the dependence of the substrate parameters on this voltage. Once the substrate elements are obtained, the corresponding effect is subsequently de-embedded from the experimental data, which allows for the determination of the remaining model parameters directly from *Y*-parameters.

As the frequency increases, the impedance associated with C_{js} becomes comparable to R_b , and (1) and (2) require including the corresponding effect. Thus, in order to express C_{js} in terms of two-port network parameters in a manageable way, the equivalent circuit associated with Y_{22} presented in Fig. 5 is used. In accordance to this circuit and considering $Z_{probe} \ll R_b$, the following parameter can be defined:

$$B = \operatorname{Im}\left[\left(\left(Y_{22}^{-1} + Z_2\right)^{-1} - \left(Z_1 + Z_4\right)^{-1}\right)^{-1} - Z_3\right)^{-1}\right] = \omega C_{js}$$
(4)



Fig. 4. Regressions to obtain: a) C_{jd} , b) C_{gd0} , c) R_b , d) C_{gb} , and e) R_g at $V_{gs} = V_{bs}$ = $V_{ds} = 0$ V.

B represents the susceptance of C_{js} . Thus, when plotting *B* versus ω , C_{js} is obtained from the slope of the corresponding linear regression. Fig. 6 shows the excellent linearity of the experimentally determined data at $V_{bs} = V_{gs} = V_{ds} = 0$ V for frequencies above 6 GHz. Similarly as for the previously

obtained parameters, the extraction of C_{js} is performed at different V_{bs} to analyze the corresponding dependence on this voltage.



Fig. 5. Circuit for calculating Y_{22} at $V_{gs} = V_{ds} = 0$ V including C_{js} , where $Z_0 = (1/C_{gd0} + 1/C_{jd} + 1/C_{gb})^{-1}$, and Z_{probe} is the impedance of the DC probe tip.

After implementing the MOSFET equivalent circuit shown in Fig. 3, using the obtained parameters, SPICE simulations were performed and confronted with experimental data in Fig. 7. An additional simulation was performed removing C_{js} from the circuit. Fig. 7 shows the complex S_{22} , since this parameter is strongly influenced by the substrate components, which are of particular interest in the analysis presented here. Notice that a good model–experiment correlation is observed even ignoring C_{js} up to f around 8 GHz. This verifies the validity of the extractions performed in Fig. 4, where f = 4 GHz was the upper limit to perform the linear regressions. However, at higher frequencies the effect of C_{js} needs to be considered, and when incorporated into the model the simulation results are in better agreement with experimental data up to at least 20 GHz.



Fig. 6. Regression to obtain C_{js} at $V_{gs}=V_{bs}=V_{ds}=0$ V.



Fig. 7. Experiment–model correlation with and without C_{js} at $V_{gs} = V_{ds} = 0$ V.

IV. DETERMINATION OF THE INTRINSIC CHANNEL RESISTANCE

Once the substrate parameters have been determined as a function of V_{bs} , the intrinsic MOSFET parameters have to be obtained in order to establish correct small-signal models. R_{ch}

is one of the most important MOSFET parameters of this type; thus, its corresponding extraction is shown hereafter.

The small-signal channel resistance is strongly dependent on V_{bs} since it is closely related to the threshold voltage V_{th} . In order to determine the value of this resistance, the device is biased in strong inversion (i.e. the operation region where R_{ch} becomes apparent) and at $V_{ds} = 0$ V. Subsequently, the previously obtained substrate parameters R_b and C_{jd} are removed from the experimental data by means of the following equation that expresses the corrected *Y*-parameter matrix in strong inversion:

$$Y^{*} = Y - \begin{bmatrix} 0 & 0 \\ 0 & \frac{\omega^{2} C_{jd}^{2} R_{b}}{1 + \omega^{2} C_{jd}^{2} R_{b}^{2}} + j \frac{\omega C_{jd}}{1 + \omega^{2} C_{jd}^{2} R_{b}^{2}} \end{bmatrix}$$
(5)

where *Y* represents the experimental *Y*-parameters in strong inversion including the substrate effects. Notice that (5) assumes that C_{jd} and R_b are independent of V_{gs} , which is a reasonable assumption even for multi-fingered devices [15]. In addition, C_{js} is not considered in this particular formulation since at $V_{gs} > V_{th}$ the source series resistance is much smaller than the reactance associated with this capacitance at the frequencies studied in this paper. When Y^* is transformed to *Z*parameters, the following equation can be written [16]:

$$-\omega \left(\mathrm{Im} \left(Z_{22}^{*} \right) \right)^{-1} = C_x \omega^2 + \left(R_{ch}^2 C_x \right)^{-1}$$
(6)

with $C_x = C_{ds} + C_{gs}C_{gd} / (C_{gs}+C_{gd})$. Notice from (6) that C_x and R_{ch} can be extracted from the slope and intercept of a linear regression, as shown in Fig. 8.

Finally, the resistances R_s and R_d are given by:

$$R_{s} = \operatorname{Re}\left(Z_{12}^{*}\right) - \frac{1}{2} \frac{R_{ch}}{1 + (\omega R_{ch} C_{x})^{2}}$$
(7)

$$R_{d} = \operatorname{Re}(Z_{22}^{*}) - R_{s} - \frac{R_{ch}}{1 + (\omega R_{ch} C_{x})^{2}}$$
(8)



Fig. 8. Regression to obtain C_x and R_{ch} at $V_{gs} = 0.55$ V, $V_{bs} = -1$ V, and $V_{ds} = 0$ V.

V. INFLUENCE OF V_{BS} ON MODEL PARAMETERS

Using the procedure detailed above, several parameters were obtained as a function of V_{bs} . Fig. 9 shows the V_{bs} -dependent junction capacitances and substrate resistance. These curves present the physically expected form, as

explained below. For the case of R_b , as the magnitude of V_{bs} is increased, the effective volume is decreased (the effective volume refers to the volume of the substrate, in which the substrate current I_b flows, minus the volume of the depletion region). This behavior increases the value of the effective substrate resistance. In fact, R_b increases from 50.1 Ω to 55.3 Ω when the magnitude of V_{bs} changes from 0 V to -1.2 V. On the other hand, for C_{js} and C_{jd} , the variation with V_{bs} is that predicted by the equation for a junction capacitance, which is corroborated in the following way.

Since the source-to-substrate and the drain-to-substrate junctions are abrupt, C_{js} and C_{jd} vary with the inverse of the square root of the applied voltage (i.e. V_{bs}), which is the trend observed in Fig. 9. To verify this bias-dependence for the extracted capacitances, the well known equation for an abrupt junction capacitance is written for C_{jd} (a similar equation can be written for C_{js}) as

$$1/C_{jd}^{2} = 2(\psi_{bi_{d}} - 2V_{T} - V_{bs})/q\varepsilon_{s}N_{A}A_{d}^{2}$$
(9)

where *q* is the electron's charge, ε_s is the permittivity of silicon, N_A is the dopant concentration in the substrate, A_d is the the junction area, V_T is the thermal voltage and ψ_{bi_d} is the built-in potential at the drain. Notice in Fig. 10 that the experimental $1/C_{jd}^2$ versus V_{bs} curve presents the linear trend that is in agreement with the theoretical variation of this parameter. Thus, ψ_{bi} can be found from a simple linear regression; for the case of the drain junction $\psi_{bi_d} = 0.95$ V, whereas for the source junction $\psi_{bi_s} = 1.12$ V. Bear in mind that the extraction of these parameters is completely determined from S-parameters and is equivalent to values obtained from DC measurements, as will be verified below.



Fig. 9. Experimentally obtained R_b , C_{js} , and C_{jd} versus V_{bs} at $V_{gs} = V_{ds} = 0$ V.



Fig. 10. Data linearization for the junction capacitance data.



Fig. 11. R_{s} , R_{d} , and R_{ch} against V_{bs} for different values of V_{gs} at $V_{ds} = 0$ V.

On the other hand, the dependence of the resistances R_d and R_s with the bulk-source voltage V_{bs} for different values of V_{gs} is illustrated in Fig. 11. The resistances R_d and R_s decrease either when the magnitude of V_{bs} is made smaller or V_{gs} is made higher; similarly, this behavior occurs in the case of R_{ch} . This is due to the increase of the depletion region induced by V_{bs} and to the injection of minority carriers from the substrate to the LDD regions because of V_{gs} .

 V_{th} is then found by performing a linear fitting of the inverse of R_{ch} obtained from RF measurements versus V_{gs} , as shown in Fig. 12; in this case, $1/R_{ch}$ can be estimated from:

$$1/R_{ch} = \beta(V_{gs} - V_t) = \left(\mu_{eff}C_{OX}W_{eff}/L_{eff}\right) \times (V_{gs} - V_t)$$
(10)

where μ_{eff} is the effective mobility, C_{OX} is the oxide capacitance per unit area, W_{eff} is the effective channel width, and L_{eff} is the effective channel length. Bear in mind that even though μ_{eff} and L_{eff} depend on V_{gs} , these parameters can be assumed constant for small variations of gate bias. Fig. 12 shows the good linearity of the experimental $1/R_{ch}$ versus V_{gs} data. Subsequently, in order to implement a model for the threshold voltage, the following equation is used:

$$V_{th} = V_{th0} + \left(Q_B'/Q_B\right) \times K\left(\sqrt{2\psi_B - V_{bs}} - \sqrt{2\psi_B}\right)$$
(11)

$$K = \sqrt{2\varepsilon_s q N_A} / C_{OX} \tag{12}$$

where V_{th0} is the threshold voltage when $V_{bs} = 0$ V, K is the body bias coefficient, Q_B and Q_B are the depletion regions considering and neglecting the short channel effects. Thus, V_{th0} can be extracted from the intercept of the V_{th} versus V_{bs} curve shown in Fig. 13. Then, K and ψ_B are obtained by fitting this curve. In this way, the bulk potential ψ_B is found to be 0.36 V, whereas $V_{th0} = 0.35$ V.

After characterizing the RF-MOSFET with a separate terminal for the substrate by using RF measurements, it is necessary to compare these results to those obtained from classical DC methods. It should be noted, however, that the V_{th} extraction methodology in RF is performed in the linear region

with $V_{ds} = 0$ V, varying V_{bs} and injecting an RF signal of a given frequency in the output and input ports. Thus, the comparison should be made with DC methods that are valid in this operation region of the MOSFET, such as ELR (Extrapolation in the Linear Region), SD (Second Derivative) and SDL (Second Derivative of the Logarithm of the Drain Current) [17]. In the ELR method, a line tangent to the point of maximum slope of the I_d against V_g curve, corresponding to the maximum transconductance, is drawn; thus, V_{th} is the intercept in the abscissa. In the case of SD, V_{th} is defined as the gate voltage when the derivative of the transconductance is a maximum. Furthermore, the SDL method determines V_{th} from the gate voltage at which the second derivative of the logarithm of I_d presents a minimum value; this occurs when the drift and diffusion currents are equal to each other. In addition, SDL was developed to avoid the dependence on the parasitic series resistance [17]; this represents an advantage over the others.

$$\stackrel{\textbf{0.3}}{\stackrel{\textbf{C}}{\subseteq}} 0.0 \\ \stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\cong}} 0.0 \\ \stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\cong}} 0.0 \\ \stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\cong}} 0.0 \\ \stackrel{\textbf{C}}{\stackrel{\textbf{C}}{=}} 0.0 \\ \stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{=}} 0.0 \\ \stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{=}} 0.0 \\ \stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{=}} 0.0 \\ \stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{=}} 0.0 \\ \stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{=}} 0.0 \\ \stackrel{\textbf{C}}{\stackrel{\textbf{C}}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}} \stackrel{\textbf{C}}{\stackrel{\textbf{C}}{\stackrel{\textbf{C}}} \stackrel{\textbf{C}}{\stackrel{\textbf{C}}\stackrel{\textbf{C}}{\stackrel{\textbf{C}}\stackrel{\textbf{C}}{\stackrel{\textbf{C}}} \stackrel{\textbf{C}}{\stackrel{\textbf{C}}\stackrel{\textbf{C}}}{\stackrel{ \textbf{C}} \stackrel{\textbf{C}}\stackrel{\textbf{C}}\stackrel{\textbf{C}}\stackrel{\textbf{C}}\stackrel{\textbf{C}}\stackrel{\textbf{C}}\stackrel{\textbf{C}}\stackrel{$$

Fig. 12. Determination of β and V_{th} at $V_{bs} = -1$ V; $V_{ds} = 0$ V.

Fig. 14 illustrates the comparison of the threshold voltage V_{th} as a function of substrate voltage V_{bs} between this RF method and some DC methods, which are ELR, SD, and SDL. It is evident that the threshold voltage values, obtained from RF measurements, are within the variation range of the considered DC extraction methods. It is important to note that the SDL method shows a similar behavior to that obtained from the RF method.

In the RF method, V_{th} is found by extrapolation of the graph of $1/R_{ch}$ as a function of V_{gs} . In turn, R_{ch} is determined from the Z-parameters of the imaginary part of the output port Z_{22}^* , in which the effects due to the parasitic series resistance that affects only the real part of Z_{22}^* are not apparent. In Z_{22}^* , substrate parasitic elements have been removed from the experimental data. In contrast, V_{th} extraction based on the SDL method is less sensitive than others to changes in the parasitic series resistance. For this reason, both SDL and the RF method herein presented show a similar accuracy.



Fig. 13. Fitting of the V_{th} obtained from RF measurements.



Fig. 14. Comparison of the threshold voltage V_{th} between the RF method and DC methods.

VI. VALIDITY OF THE MODEL IN THE ACTIVE REGION

So far, the operation of the transistor has been discussed at $V_{ds} = 0$ V. Therefore, the effect associated with the transconductance g_m could be neglected. Accordingly, it is noted that S_{21} is equal to S_{12} . However, for practical applications, the transistor is biased in strong inversion under different values of V_{ds} . Thus, the comparison between the experimental data and the model for the transistor in the active region is mandatory. In order to do this, V_{ds} was fixed at 3 different values, 0.5 V, 0.6 V and 0.7V. In addition, a gate voltage V_{gs} of 0.6 V was considered in order to insure operation in strong inversion, varying V_{bs} from -1.2V to 0 V in steps of 0.1 V. To extract the small-signal equivalent circuit elements, the procedure given in [18] was followed. On this basis, the intrinsic parameters of the RF-MOSFET, Cgs, Cgd, C_{ds} , g_m and R_{ch} , can be obtained through linear regressions up to 4 GHz, the range for which C_{is} can be neglected, after removing the effects of the parasitic substrate network and the parasitic resistances. This procedure, briefly described, is repeated for different V_{bs} and V_{ds} bias conditions. Fig. 15 and Fig. 16 illustrate the comparison between simulated and measured S-parameters up to 20 GHz at $V_{gs} = 0.6$ V, $V_{bs} = 1$ V and $V_{ds} = 0.7$ V, observing that the model fits very well the experimental data. Additionally, the phase delay τ , which is related to the reduction of the complex transconductance at high-frequencies, was extracted from the regression of the experimental data, as shown in Fig. 17 [18].



Fig. 15. Experiment–model correlation up to 20 GHz for S_{11} and S_{22} at $V_{gs} = 0.6$ V, $V_{bs} = -1$ V and $V_{ds} = 0.7$ V.



Fig. 16. Experiment–model correlation for S_{12} and S_{21} at $V_{gs} = 0.6$ V, $V_{bs} = -1$ V and $V_{ds} = 0.7$ V.

Furthermore, the dependence of g_m with V_{bs} for different values of V_{ds} is shown in Fig. 18. In this way, g_m becomes smaller when the magnitude of V_{bs} increases or V_{ds} decreases. These behaviors are due to the increase of the depletion region at source and drain with V_{bs} and of the electric field in the horizontal direction because of V_{ds} .



Fig. 17. Regression to obtain τ at $V_{gs} = 0.6$ V, $V_{bs} = -1$ V and $V_{ds} = 0.7$ V.



Fig. 18. g_m against $|V_{bs}|$ for different values of V_{ds} at $V_{gs} = 0.6$ V.

VII. CONCLUSION

A method to extract physical MOSFET parameters from high frequency measurements, and fully characterize the device for operation in this regime has been outlined. The principal advantage of the method is that many important parameters, which are generally extracted from DC measurements, such as the built-in potential, the threshold voltage, the bulk potential, the body bias coefficient and the transconductance, can also be determined using this procedure. The procedure requires that the device have an independent Bulk terminal, which can be biased arbitrarily. Thus, two-port *S*-parameter measurements are sufficient to extract the values for all the elements. This assertion was demonstrated by confronting the results with those obtained from DC methods. Furthermore, the proposed methodology has been validated by the good fitting of the experimental data compared to simulations. Finally, it was shown that the parameters obtained using the proposed method, can correctly reproduce not only experimental data at high frequency, but also at DC.

ACKNOWLEDGMENT

This work was partially supported by CONACyT, Mexico, through Grant 83774-Y, and scholarships 213292 and 375862.

REFERENCES

- J. Brinkhoff, S. C. Rustagi, J. Shi, and F. Lin, "MOSFET model extraction using 50ghz four-port measurements," *IEEE Radio Frequency Integrated Circuits Symposium*, 2007, pp. 647–650.
- [2] J. Brinkhoff, A. Issaoun, S. C. Rustagi, and F. Lin, "Multiport thru deembedding for MOSFET characterization," *IEEE Electron Device Letters*, vol. 29, No. 8, August 2008, pp. 923–926.
- [3] U. Mahalingam, S. C. Rustagi, and G. S. Samudra, "Three-port RF characterization of MOS transistors," *IEEE - ARFTG Conference Digest*, Spring 2005, 65th, pp. 56–61.
- [4] L. Negre, D. Roy, F. Cacho, S. Boret, P. Scheer, S. Jan, D. Gloria, and G. Ghibaudo, "Reliability characterization and modeling solution to predict aging of 40-nm MOSFET DC and RF performances induced by RF stresses," *IEEE Journal of Solid-State Circuits*, vol. 47, No. 5, May 2012, pp. 1075–1083.
- [5] J. Y. Kim, B. H. Ko, M. K. Choi, and S. Lee, "RF extraction method for source/drain overlap and depletion length of deep-submicron RF MOSFETs using intrinsic gate-bulk capacitance," *Electronics Letters*, vol. 46, No. 23, 11th November 2010, pp. 1566–1568.
- [6] S. Lee, and H. K. Yu, "A new technique to extract channel mobility in submicron MOSFETs using inversion charge slope obtained from measured S-parameters," *IEEE Transactions on Electron Devices*, vol. 48, No. 4, April 2001, pp. 784–788.
- [7] K. Bertling, A. D. Rakic, Y. T. Yeow, A. Brawley, H. Domyo, and F. M. Rotella, "Comparison of SOS MOSFET's equivalent circuit parameters extracted from LCR meter and VNA measurement," *IEEE Transactions* on *Electron Devices*, vol. 59, No. 1, January 2012, pp. 20–25.
- [8] A. Jha, J. M. Vasi, S. C. Rustagi, and M. B. Patil, "A novel method to obtain 3-port network parameters from 2-port measurements," *IEEE* -

Conference on Microelectronic Test Structures, vol. 17, March 2004, pp. 57–62.

- [9] D. G. Kam, and J. Kim, "Multiport measurement method using a twoport network analyzer with remaining ports unterminated," *IEEE Microwave and Wireless Components Letters*, vol. 17, No. 9, September 2007, pp. 694–696.
- [10] M. T. Yang, Y. J. Wang, T. J. Yeh, P. C. Ho, Y. T. Chia, and K. L. Young, "Characterization and model of 4-terminal RF CMOS with bulk effect," *IEEE Conference on Microelectronic Test Structures*, vol. 17, March 2004, pp. 189–193.
- [11] Cascade Microtech, Inc., "The DCQ probes," Probe Selection Guide. [Online]. Available: http://www.cmicro.com/files/Probe-Selection-Guide.pdf, pp. 22.
- [12] R. Torres-Torres, R. S. Murphy-Arteaga, and J. A. Reynoso-Hernandez, "Analytical model and parameter extraction to account for the pad parasitics in RF-CMOS," *Transactions on Electron Devices*, 2005, vol. 52, No. 7, pp. 1335–1342.
- [13] J. Han, M. Je, and H. Shin, "A Simple and Accurate Method for Extracting Substrate Resistance of RF MOSFETs," *IEEE Electron Device Letters*, vol. 23, No. 7, July 2002, pp. 434-436.
- [14] D. G. Kam, and J. Kim, "Extraction of substrate resistance in bulk FinFETs through RF modeling," *IEEE Microwave and Wireless Components Letters*, vol. 17, No. 5, May 2007, pp. 358-360.
- [15] J. H. Jung, and J. H. Lee, "Extraction of substrate resistance in multifinger bulk FinFETs using shorted source/drain configuration," *IEEE Transactions on Electron Devices*, vol. 54, no. 9, Sep. 2007, pp. 1335–1342
- [16] E. Torres-Rios, R. Torres-Torres, G. Valdovinos-Fierro, and E. Gutiérrez, "A method to determine the gate bias-dependent and gate bias-independent components of MOSFET series resistance from *S*-parameters," *IEEE Transactions on Electron Devices*, 2006, vol. 53, pp. 571–573.
- [17] A. Ortiz-Conde, F. J. García-Sánchez, J. Muci, A. Terán Barrios, J. J. Liou, and C. S. Ho, "Revisiting MOSFET threshold voltage extraction methods," *Microelectronics Reliability*, vol. 53, no. 1, January 2013, pp. 90–104.
- [18] R. Torres-Torres, R. Murphy-Arteaga, "Straightforward Determination of Small-Signal Model Parameters for Bulk RF-MOSFETs," *Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, Dominican Republic*, Nov. 2004, pp. 14-18.