• Login
    View Item 
    •   Academica-e
    • Departamentos y Centros - Sailak eta Ikastegiak
    • ISC - Institute of Smart Cities
    • Comunicaciones y ponencias de congresos ISC - ISC biltzarretako komunikazioak eta txostenak
    • View Item
    •   Academica-e
    • Departamentos y Centros - Sailak eta Ikastegiak
    • ISC - Institute of Smart Cities
    • Comunicaciones y ponencias de congresos ISC - ISC biltzarretako komunikazioak eta txostenak
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    1-V 15-μW 130-nm CMOS super class AB OTA

    Thumbnail
    View/Open
    Lopez_1V15.pdf (677.2Kb)
    Date
    2020
    Author
    López Martín, Antonio Upna Orcid
    Algueta-Miguel, Jose M. Upna Orcid
    Garde Luque, María Pilar Upna Orcid
    Carvajal, Ramón G. 
    Ramírez-Angulo, Jaime 
    Version
    Acceso abierto / Sarbide irekia
    Type
    Contribución a congreso / Biltzarrerako ekarpena
    Version
    Versión aceptada / Onetsi den bertsioa
    Project Identifier
    AEI/Plan Estatal de Investigación Científica y Técnica y de Innovación 2013-2016/TEC2016-80396-C2 
    Impact
     
     
     
    10.1109/ISCAS45731.2020.9180690
     
     
    Show full item record
    Abstract
    A super class AB recycling folded cascode amplifier in 130 nm CMOS is presented. It combines for the first time adaptive biasing of the differential input pair, nonlinear current mirrors with current starving and dynamic biasing of the cascode transistors in the output branch. Measurements using a ±0.5V supply show slew rate and gain bandwidth product improvement factors of 26 and 112 versus the ... [++]
    A super class AB recycling folded cascode amplifier in 130 nm CMOS is presented. It combines for the first time adaptive biasing of the differential input pair, nonlinear current mirrors with current starving and dynamic biasing of the cascode transistors in the output branch. Measurements using a ±0.5V supply show slew rate and gain bandwidth product improvement factors of 26 and 112 versus the conventional topology for the same bias currents, yielding the highest combined FoM to date. [--]
    Subject
    Amplifiers, Analog integrated circuits, Class AB circuits, CMOS integrated circuits
     
    Publisher
    IEEE
    Published in
    2020 IEEE International Symposium on Circuits and Systems (ISCAS), 2020
    Departament
    Universidad Pública de Navarra/Nafarroako Unibertsitate Publikoa. Institute of Smart Cities - ISC
    Publisher version
    http://doi.org/10.1109/ISCAS45731.2020.9180690
    URI
    https://hdl.handle.net/2454/42117
    Sponsorship
    This work has been supported in part by grant TEC2016-80396-C2 (AEI/FEDER).
    Appears in Collections
    • Comunicaciones y ponencias de congresos ISC - ISC biltzarretako komunikazioak eta txostenak [191]
    • Comunicaciones y ponencias de congresos - Biltzarrak eta Argitalpenak [719]
    Items in Academica-e are protected by copyright with all rights reserved, unless otherwise noted.

     © Universidad Pública de Navarra - Nafarroako Unibertsitate Publikoa
         Repositorio basado en DSpace

    Contact Us | Send Feedback
     

     

    Browse

    All of Academica-eCommunities & CollectionsAuthorsAuthors By Issue DateTitlesSubjectsBy DegreeThis CollectionAuthorsAuthors By Issue DateTitlesSubjectsBy Degree

    My Account

    LoginRegister

    Statistics

    View Usage Statistics

     © Universidad Pública de Navarra - Nafarroako Unibertsitate Publikoa
         Repositorio basado en DSpace

    Contact Us | Send Feedback