Enhanced single-stage folded cascode OTA suitable for large capacitive loads
| dc.contributor.author | López Martín, Antonio | |
| dc.contributor.author | Garde Luque, María Pilar | |
| dc.contributor.author | Algueta-Miguel, Jose M. | |
| dc.contributor.author | Cruz Blas, Carlos Aristóteles de la | |
| dc.contributor.author | Carvajal, Ramón G. | |
| dc.contributor.author | Ramírez-Angulo, Jaime | |
| dc.contributor.department | Institute of Smart Cities - ISC | en |
| dc.date.accessioned | 2024-02-09T16:36:12Z | |
| dc.date.available | 2024-02-09T16:36:12Z | |
| dc.date.issued | 2018 | |
| dc.date.updated | 2024-02-09T16:35:08Z | |
| dc.description.abstract | An enhanced single-stage folded cascode operational transconductance amplifier able to drive large capacitive loads is presented. Circuits that adaptively bias the input differential pair and the current folding stage are employed, which provide class AB operation with dynamic current boosting and increased gainbandwidth (GBW) product. Measurement results of a test chip prototype fabricated in a 0.5-µm CMOS process show an increase in slew rate and GBW by a factor of 30 and 15, respectively, versus the class A version using the same supply voltage and bias currents. Overhead in other performance metrics is small. | en |
| dc.description.sponsorship | This work was supported in part by the Spanish Ministerio de Economía y Competitividad under Grant TEC2013-47286-C3-2, and in part by the Gobierno de Navarra under Grant PI016 ALM | en |
| dc.format.mimetype | application/pdf | en |
| dc.identifier.citation | Lopez-Martin, A.J., Garde-Luque, M.P., Algueta-Miguel, J.M., De La Cruz-Blas, C.A., Carvajal, R.G., Ramirez-Angulo, J. (2018) Enhanced Single-Stage Folded Cascode OTA Suitable for Large Capacitive Loads. IEEE Transactions on Circuits and Systems II: Express Briefs, 65(4), 441-445. https://doi.org/10.1109/TCSII.2017.2700060. | en |
| dc.identifier.doi | 10.1109/TCSII.2017.2700060 | |
| dc.identifier.issn | 1549-7747 | |
| dc.identifier.uri | https://academica-e.unavarra.es/handle/2454/47427 | |
| dc.language.iso | eng | en |
| dc.publisher | IEEE | en |
| dc.relation.ispartof | IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 4, pp. 441-445, April 2018 | en |
| dc.relation.projectID | info:eu-repo/grantAgreement/MINECO//TEC2013-47286-C3-2-R/ | |
| dc.relation.projectID | info:eu-repo/grantAgreement/Gobierno de Navarra//PI016 ALM/ | |
| dc.relation.publisherversion | https://doi.org/10.1109/TCSII.2017.2700060 | |
| dc.rights | © 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other work. | en |
| dc.rights.accessRights | info:eu-repo/semantics/openAccess | |
| dc.subject | Amplifiers | en |
| dc.subject | Analog integrated circuits | en |
| dc.subject | CMOS integrated circuits | en |
| dc.subject | Class AB circuits | en |
| dc.title | Enhanced single-stage folded cascode OTA suitable for large capacitive loads | en |
| dc.type | info:eu-repo/semantics/article | |
| dc.type.version | info:eu-repo/semantics/acceptedVersion | |
| dspace.entity.type | Publication | |
| relation.isAuthorOfPublication | d3dc0470-6429-43e7-80f2-15fae67f4204 | |
| relation.isAuthorOfPublication | f2121138-6df7-4bfd-883f-fb35f21d9b9d | |
| relation.isAuthorOfPublication | d92eec50-9862-440c-9f46-3ad22e06ba95 | |
| relation.isAuthorOfPublication | 0f463668-5e83-4f16-9712-1dbcbeb46735 | |
| relation.isAuthorOfPublication.latestForDiscovery | d3dc0470-6429-43e7-80f2-15fae67f4204 |