Buscar
Mostrando ítems 1-1 de 1
Power efficient simple technique to convert a reset-and-hold into a true-sample-and-hold using an auxiliary output stage
(IEEE, 2020)
info:eu-repo/semantics/article,
A technique to implement true-sample-and-hold circuits that hold the output for almost the entire clock cycle without resetting to zero is introduced, alleviating the slew rate requirement on the op-amp. It is based on a ...